aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/max10/cells_sim.v
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2017-10-04 17:23:42 +0200
committerClifford Wolf <clifford@clifford.at>2017-10-04 17:23:42 +0200
commitb92ff2706e0ad3b57d7cab06528f9c1287ef81fc (patch)
tree98abee08243046935ae7423f7f2a15bf3c92eaa0 /techlibs/intel/max10/cells_sim.v
parenta381188b92f08f6793392bc23a7019be1d7c1836 (diff)
downloadyosys-b92ff2706e0ad3b57d7cab06528f9c1287ef81fc.tar.gz
yosys-b92ff2706e0ad3b57d7cab06528f9c1287ef81fc.tar.bz2
yosys-b92ff2706e0ad3b57d7cab06528f9c1287ef81fc.zip
Fix nasty bug in Verific bindings
Diffstat (limited to 'techlibs/intel/max10/cells_sim.v')
0 files changed, 0 insertions, 0 deletions