aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/max10/cells_sim.v
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-06-21 17:12:34 -0700
committerEddie Hung <eddie@fpgeh.com>2019-06-21 17:12:34 -0700
commitfaa2d6fc1c4bc10cda96c2dc3721df209d2d2117 (patch)
tree717d4dbb5baed5537b922c93002d075cda49d96e /techlibs/intel/max10/cells_sim.v
parentaeee9dcad7f6d5fc30f133a89c5dd6f209283c11 (diff)
downloadyosys-faa2d6fc1c4bc10cda96c2dc3721df209d2d2117.tar.gz
yosys-faa2d6fc1c4bc10cda96c2dc3721df209d2d2117.tar.bz2
yosys-faa2d6fc1c4bc10cda96c2dc3721df209d2d2117.zip
Constrain wreduce only if wide mux
Diffstat (limited to 'techlibs/intel/max10/cells_sim.v')
0 files changed, 0 insertions, 0 deletions