aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/synth_intel.cc
diff options
context:
space:
mode:
authorRobert Ou <rqou@robertou.com>2018-03-31 03:54:48 -0700
committerRobert Ou <rqou@robertou.com>2018-03-31 03:54:48 -0700
commit14e49fb05737cfb02217b2aaf14d9f5d9e1859da (patch)
tree14569db0d55a8adfb3b47853f88395613b3a8222 /techlibs/intel/synth_intel.cc
parentcfa3753b89c684b66e2cb164226a3358493e5232 (diff)
downloadyosys-14e49fb05737cfb02217b2aaf14d9f5d9e1859da.tar.gz
yosys-14e49fb05737cfb02217b2aaf14d9f5d9e1859da.tar.bz2
yosys-14e49fb05737cfb02217b2aaf14d9f5d9e1859da.zip
coolrunner2: Add an ANDTERM/XOR between chained FFs
In some cases (e.g. the low bits of counters) the design might end up with a flip-flop whose input is directly driven by another flip-flop. This isn't possible in the Coolrunner-II architecture, so add a single AND term and XOR in this case.
Diffstat (limited to 'techlibs/intel/synth_intel.cc')
0 files changed, 0 insertions, 0 deletions