aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/synth_intel.cc
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-04-16 11:21:46 -0700
committerEddie Hung <eddie@fpgeh.com>2019-04-16 11:21:46 -0700
commitd259e6dc14dadf9101116c622569f5b961adde69 (patch)
tree84145ab952d8b5cb26f91132648c8037f68d1755 /techlibs/intel/synth_intel.cc
parent3ac4977b70a373cdabaa72e5f08050f49a3d4046 (diff)
downloadyosys-d259e6dc14dadf9101116c622569f5b961adde69.tar.gz
yosys-d259e6dc14dadf9101116c622569f5b961adde69.tar.bz2
yosys-d259e6dc14dadf9101116c622569f5b961adde69.zip
synth_xilinx: before abc read +/xilinx/cells_box.v
Diffstat (limited to 'techlibs/intel/synth_intel.cc')
0 files changed, 0 insertions, 0 deletions