diff options
| author | Claire Xenia Wolf <claire@clairexen.net> | 2022-03-11 14:21:12 +0100 |
|---|---|---|
| committer | Claire Xenia Wolf <claire@clairexen.net> | 2022-03-11 14:21:12 +0100 |
| commit | d340f302f6255b6aedcf8351a6374b34889edbbc (patch) | |
| tree | a5a3f1a89b17dc71e877d95f3f50ed6df95b45ad /techlibs/intel/synth_intel.cc | |
| parent | ebe2ee431eb452e24f833f3bf52a13a8a330a2c3 (diff) | |
| download | yosys-d340f302f6255b6aedcf8351a6374b34889edbbc.tar.gz yosys-d340f302f6255b6aedcf8351a6374b34889edbbc.tar.bz2 yosys-d340f302f6255b6aedcf8351a6374b34889edbbc.zip | |
Fix handling of some formal cells in btor back-end
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
Diffstat (limited to 'techlibs/intel/synth_intel.cc')
0 files changed, 0 insertions, 0 deletions