aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel_alm/common/bram_m20k_map.v
diff options
context:
space:
mode:
authorwhitequark <whitequark@whitequark.org>2020-04-14 14:37:48 +0000
committerGitHub <noreply@github.com>2020-04-14 14:37:48 +0000
commitd8f2a1fda0876f78a85cb5e1674b6ada8a8726f2 (patch)
treeaf30b7ffd3a2dea84f89c13adcd68e2eb1e645bd /techlibs/intel_alm/common/bram_m20k_map.v
parent7025881a5e8c4feb077d296f996683094e2a313a (diff)
parent0d0bf9c4a2acd70418670518bf641f7628c92165 (diff)
downloadyosys-d8f2a1fda0876f78a85cb5e1674b6ada8a8726f2.tar.gz
yosys-d8f2a1fda0876f78a85cb5e1674b6ada8a8726f2.tar.bz2
yosys-d8f2a1fda0876f78a85cb5e1674b6ada8a8726f2.zip
Merge pull request #1922 from whitequark/write_cxxrtl-disconnected-outputs
write_cxxrtl: ignore disconnected module ports
Diffstat (limited to 'techlibs/intel_alm/common/bram_m20k_map.v')
0 files changed, 0 insertions, 0 deletions