aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel_alm/common/dsp_sim.v
diff options
context:
space:
mode:
authorAndy Knowles <andy.knowles@gmail.com>2020-08-12 11:32:57 +0200
committerAndy Knowles <andy.knowles@gmail.com>2020-08-12 11:32:57 +0200
commit1227c3681be8e6365e91e77b06dcbe58ff6c7593 (patch)
tree5c71baa228456d2a286d1788b8261e609801de11 /techlibs/intel_alm/common/dsp_sim.v
parent04f6158bf2ce9a95970f1be435351786f59bed92 (diff)
downloadyosys-1227c3681be8e6365e91e77b06dcbe58ff6c7593.tar.gz
yosys-1227c3681be8e6365e91e77b06dcbe58ff6c7593.tar.bz2
yosys-1227c3681be8e6365e91e77b06dcbe58ff6c7593.zip
cxxrtl.h: Fix incorrect CarryOut in alu when Bits % 32 != 0 && Invert == False
Diffstat (limited to 'techlibs/intel_alm/common/dsp_sim.v')
0 files changed, 0 insertions, 0 deletions