diff options
| author | Dan Ravensloft <dan.ravensloft@gmail.com> | 2020-08-26 18:44:48 +0100 |
|---|---|---|
| committer | Marcelina Kościelnicka <mwk@0x04.net> | 2020-08-26 22:50:16 +0200 |
| commit | 1a07b330f8220ce441cabce2b21633a12434229a (patch) | |
| tree | 4c564ecf2f8ae5585c90756151ad7d15381f5400 /techlibs/intel_alm/common/megafunction_bb.v | |
| parent | 4f2b78e19af3a2d342efe9780e220282b7a3a046 (diff) | |
| download | yosys-1a07b330f8220ce441cabce2b21633a12434229a.tar.gz yosys-1a07b330f8220ce441cabce2b21633a12434229a.tar.bz2 yosys-1a07b330f8220ce441cabce2b21633a12434229a.zip | |
intel_alm: Add multiply signedness to cells
Quartus assumes unsigned multiplication by default, breaking signed
multiplies, so add an input signedness parameter to the MISTRAL_MUL*
cells to propagate to Quartus' <family>_mac cells.
Diffstat (limited to 'techlibs/intel_alm/common/megafunction_bb.v')
| -rw-r--r-- | techlibs/intel_alm/common/megafunction_bb.v | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/techlibs/intel_alm/common/megafunction_bb.v b/techlibs/intel_alm/common/megafunction_bb.v index 530e44054..874f293b1 100644 --- a/techlibs/intel_alm/common/megafunction_bb.v +++ b/techlibs/intel_alm/common/megafunction_bb.v @@ -565,7 +565,9 @@ endmodule module cyclonev_mac(ax, ay, resulta); parameter ax_width = 9; +parameter signed_max = "true"; parameter ay_scan_in_width = 9; +parameter signed_may = "true"; parameter result_a_width = 18; parameter operation_mode = "M9x9"; @@ -579,7 +581,9 @@ endmodule module cyclone10gx_mac(ax, ay, resulta); parameter ax_width = 18; +parameter signed_max = "true"; parameter ay_scan_in_width = 18; +parameter signed_may = "true"; parameter result_a_width = 36; parameter operation_mode = "M18X18_FULL"; |