aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/Makefile.inc
diff options
context:
space:
mode:
authorMiodrag Milanović <mmicko@gmail.com>2019-10-18 10:53:56 +0200
committerGitHub <noreply@github.com>2019-10-18 10:53:56 +0200
commit66fca65b58bfb944cad45da5836613726498e4b7 (patch)
treea78b5d92952ea9f95623bb3daf8028d2402d023b /techlibs/xilinx/Makefile.inc
parent46af9a0ff7727c2d47b1dc12501e3328cba1f2e9 (diff)
parent5ffb0053ec7d53ffc5c57e3277bfbab5d3fddb54 (diff)
downloadyosys-66fca65b58bfb944cad45da5836613726498e4b7.tar.gz
yosys-66fca65b58bfb944cad45da5836613726498e4b7.tar.bz2
yosys-66fca65b58bfb944cad45da5836613726498e4b7.zip
Merge branch 'master' into mmicko/anlogic
Diffstat (limited to 'techlibs/xilinx/Makefile.inc')
-rw-r--r--techlibs/xilinx/Makefile.inc12
1 files changed, 6 insertions, 6 deletions
diff --git a/techlibs/xilinx/Makefile.inc b/techlibs/xilinx/Makefile.inc
index ae82311a9..0ae67d9e7 100644
--- a/techlibs/xilinx/Makefile.inc
+++ b/techlibs/xilinx/Makefile.inc
@@ -44,12 +44,12 @@ $(eval $(call add_share_file,share/xilinx,techlibs/xilinx/lut_map.v))
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/mux_map.v))
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/dsp_map.v))
-$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/abc_map.v))
-$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/abc_unmap.v))
-$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/abc_model.v))
-$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/abc_xc7.box))
-$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/abc_xc7.lut))
-$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/abc_xc7_nowide.lut))
+$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/abc9_map.v))
+$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/abc9_unmap.v))
+$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/abc9_model.v))
+$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/abc9_xc7.box))
+$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/abc9_xc7.lut))
+$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/abc9_xc7_nowide.lut))
$(eval $(call add_gen_share_file,share/xilinx,techlibs/xilinx/brams_init_36.vh))
$(eval $(call add_gen_share_file,share/xilinx,techlibs/xilinx/brams_init_32.vh))