aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/Makefile.inc
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-09-29 11:26:22 -0700
committerGitHub <noreply@github.com>2019-09-29 11:26:22 -0700
commit8474c5b366660153cae03a9de4af8e1ed809856d (patch)
treecd157ab16b528565ced19f422ffece1c6110f53e /techlibs/xilinx/Makefile.inc
parentce0631c371f69f0132ea9ee4bc8f5ee576dbb1a3 (diff)
parentb3d8a60cbd94176076f23c4ea6c94ec24e6773e0 (diff)
downloadyosys-8474c5b366660153cae03a9de4af8e1ed809856d.tar.gz
yosys-8474c5b366660153cae03a9de4af8e1ed809856d.tar.bz2
yosys-8474c5b366660153cae03a9de4af8e1ed809856d.zip
Merge pull request #1359 from YosysHQ/xc7dsp
DSP inference for Xilinx (improved for ice40, initial support for ecp5)
Diffstat (limited to 'techlibs/xilinx/Makefile.inc')
-rw-r--r--techlibs/xilinx/Makefile.inc1
1 files changed, 1 insertions, 0 deletions
diff --git a/techlibs/xilinx/Makefile.inc b/techlibs/xilinx/Makefile.inc
index c26e1f4db..ae82311a9 100644
--- a/techlibs/xilinx/Makefile.inc
+++ b/techlibs/xilinx/Makefile.inc
@@ -42,6 +42,7 @@ $(eval $(call add_share_file,share/xilinx,techlibs/xilinx/xc6s_ff_map.v))
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/xc7_ff_map.v))
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/lut_map.v))
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/mux_map.v))
+$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/dsp_map.v))
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/abc_map.v))
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/abc_unmap.v))