aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/abc9_map.v
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-11-21 16:15:25 -0800
committerEddie Hung <eddie@fpgeh.com>2019-11-21 16:15:25 -0800
commit5a30e3ac3ba6435ebf9db0f8acfba61e9ee73ad7 (patch)
tree9f6ee2debc233e178be133c218a8b021389d2c0e /techlibs/xilinx/abc9_map.v
parent911a152b39959137b26e68581a6cacbcabb4ab1d (diff)
parent1cc106452fb25d082ca9491c24df97cc51d4b992 (diff)
downloadyosys-5a30e3ac3ba6435ebf9db0f8acfba61e9ee73ad7.tar.gz
yosys-5a30e3ac3ba6435ebf9db0f8acfba61e9ee73ad7.tar.bz2
yosys-5a30e3ac3ba6435ebf9db0f8acfba61e9ee73ad7.zip
Merge branch 'eddie/xaig_dff_adff' into xaig_dff
Diffstat (limited to 'techlibs/xilinx/abc9_map.v')
-rw-r--r--techlibs/xilinx/abc9_map.v28
1 files changed, 16 insertions, 12 deletions
diff --git a/techlibs/xilinx/abc9_map.v b/techlibs/xilinx/abc9_map.v
index d2c0abeb6..9913b229f 100644
--- a/techlibs/xilinx/abc9_map.v
+++ b/techlibs/xilinx/abc9_map.v
@@ -120,10 +120,11 @@ module FDCE (output reg Q, input C, CE, D, CLR);
.IS_D_INVERTED(IS_D_INVERTED),
.IS_CLR_INVERTED(IS_CLR_INVERTED)
) _TECHMAP_REPLACE_ (
- .D(D), .Q($nextQ), .C(C), .CE(CE), .CLR(IS_CLR_INVERTED)
+ .D(D), .Q($nextQ), .C(C), .CE(CE), .CLR(CLR)
// ^^^ Note that async
- // control is disabled
- // here but captured by
+ // control is not directly
+ // supported by abc9 but its
+ // behaviour is captured by
// $__ABC9_ASYNC below
);
\$__ABC9_FF_ abc_dff (.D($nextQ), .Q($abc9_currQ));
@@ -142,10 +143,11 @@ module FDCE_1 (output reg Q, input C, CE, D, CLR);
FDCE_1 #(
.INIT(INIT)
) _TECHMAP_REPLACE_ (
- .D(D), .Q($nextQ), .C(C), .CE(CE), .CLR(1'b0)
+ .D(D), .Q($nextQ), .C(C), .CE(CE), .CLR(CLR)
// ^^^ Note that async
- // control is disabled
- // here but captured by
+ // control is not directly
+ // supported by abc9 but its
+ // behaviour is captured by
// $__ABC9_ASYNC below
);
\$__ABC9_FF_ abc_dff (.D($nextQ), .Q($abc9_currQ));
@@ -169,10 +171,11 @@ module FDPE (output reg Q, input C, CE, D, PRE);
.IS_D_INVERTED(IS_D_INVERTED),
.IS_PRE_INVERTED(IS_PRE_INVERTED),
) _TECHMAP_REPLACE_ (
- .D(D), .Q($nextQ), .C(C), .CE(CE), .PRE(IS_PRE_INVERTED)
+ .D(D), .Q($nextQ), .C(C), .CE(CE), .PRE(PRE)
// ^^^ Note that async
- // control is disabled
- // here but captured by
+ // control is not directly
+ // supported by abc9 but its
+ // behaviour is captured by
// $__ABC9_ASYNC below
);
\$__ABC9_FF_ abc_dff (.D($nextQ), .Q($abc9_currQ));
@@ -189,10 +192,11 @@ module FDPE_1 (output reg Q, input C, CE, D, PRE);
FDPE_1 #(
.INIT(INIT)
) _TECHMAP_REPLACE_ (
- .D(D), .Q($nextQ), .C(C), .CE(CE), .PRE(1'b0)
+ .D(D), .Q($nextQ), .C(C), .CE(CE), .PRE(PRE)
// ^^^ Note that async
- // control is disabled
- // here but captured by
+ // control is not directly
+ // supported by abc9 but its
+ // behaviour is captured by
// $__ABC9_ASYNC below
);
\$__ABC9_FF_ abc_dff (.D($nextQ), .Q($abc9_currQ));