aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/brams_init.py
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-06-24 23:05:28 -0700
committerEddie Hung <eddie@fpgeh.com>2019-06-24 23:05:28 -0700
commit158325956e6bf711137e6198fb88e95a1e6250b9 (patch)
tree274d38a57805df66a212a023df717304e0d125d0 /techlibs/xilinx/brams_init.py
parent3825068a75b2d7ccb0953c92040474f95274b76a (diff)
downloadyosys-158325956e6bf711137e6198fb88e95a1e6250b9.tar.gz
yosys-158325956e6bf711137e6198fb88e95a1e6250b9.tar.bz2
yosys-158325956e6bf711137e6198fb88e95a1e6250b9.zip
Realistic delays for RAM32X1D too
Diffstat (limited to 'techlibs/xilinx/brams_init.py')
0 files changed, 0 insertions, 0 deletions