aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/cells_box.v
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-04-16 11:21:03 -0700
committerEddie Hung <eddie@fpgeh.com>2019-04-16 11:21:03 -0700
commit3ac4977b70a373cdabaa72e5f08050f49a3d4046 (patch)
tree282759aaef55ee6a1899ff1000094ae692a34e91 /techlibs/xilinx/cells_box.v
parentb89bb744529fc8a5e4cd38522f86a797117f2abc (diff)
downloadyosys-3ac4977b70a373cdabaa72e5f08050f49a3d4046.tar.gz
yosys-3ac4977b70a373cdabaa72e5f08050f49a3d4046.tar.bz2
yosys-3ac4977b70a373cdabaa72e5f08050f49a3d4046.zip
Add +/xilinx/cells_box.v containing models for ABC boxes
Diffstat (limited to 'techlibs/xilinx/cells_box.v')
-rw-r--r--techlibs/xilinx/cells_box.v10
1 files changed, 10 insertions, 0 deletions
diff --git a/techlibs/xilinx/cells_box.v b/techlibs/xilinx/cells_box.v
new file mode 100644
index 000000000..7805e6306
--- /dev/null
+++ b/techlibs/xilinx/cells_box.v
@@ -0,0 +1,10 @@
+(* abc_box_id = 1 *)
+module MUXF7(output O, input I0, I1, S);
+ assign O = S ? I1 : I0;
+endmodule
+
+(* abc_box_id = 2 *)
+module MUXF8(output O, input I0, I1, S);
+ assign O = S ? I1 : I0;
+endmodule
+