aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/cells_sim.v
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-08-20 20:06:47 -0700
committerEddie Hung <eddie@fpgeh.com>2019-08-20 20:06:47 -0700
commitaffe9c9c1ad2dd208507931f0606c23941660d6b (patch)
tree3b1a34f041a6501438ec8b294e3c43b79eeaceca /techlibs/xilinx/cells_sim.v
parent57493e328ad69b749619bc692130e28ab5c212ee (diff)
parentfe61dcce8b70236b29691fa56c562d17497d3567 (diff)
downloadyosys-affe9c9c1ad2dd208507931f0606c23941660d6b.tar.gz
yosys-affe9c9c1ad2dd208507931f0606c23941660d6b.tar.bz2
yosys-affe9c9c1ad2dd208507931f0606c23941660d6b.zip
Merge branch 'eddie/fix_techmap' into xaig_arrival
Diffstat (limited to 'techlibs/xilinx/cells_sim.v')
0 files changed, 0 insertions, 0 deletions