aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/cells_xtra.py
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-11-28 12:57:36 -0800
committerEddie Hung <eddie@fpgeh.com>2019-11-28 12:57:36 -0800
commitb3a66dff7cac8ee98a9b26463e8858a38ea57f83 (patch)
treeb5e9335668fd02c912be638e806990345426b2fe /techlibs/xilinx/cells_xtra.py
parent130d3b9639148fa8191937313a3ad21a7827df18 (diff)
downloadyosys-b3a66dff7cac8ee98a9b26463e8858a38ea57f83.tar.gz
yosys-b3a66dff7cac8ee98a9b26463e8858a38ea57f83.tar.bz2
yosys-b3a66dff7cac8ee98a9b26463e8858a38ea57f83.zip
Move \init signal for non-port signals as long as internally driven
Diffstat (limited to 'techlibs/xilinx/cells_xtra.py')
0 files changed, 0 insertions, 0 deletions