aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/cells_xtra.py
diff options
context:
space:
mode:
authorDavid Shah <dave@ds0.me>2019-10-23 18:44:34 +0100
committerDavid Shah <dave@ds0.me>2019-10-23 18:44:34 +0100
commite135ed5d809ae97b0d4d25ff454456aea44af8fc (patch)
tree17c19982cc615e2fb3b68f2336e56acd513a75c3 /techlibs/xilinx/cells_xtra.py
parent37dd3ad3fe434243303e11c22831579569324def (diff)
downloadyosys-e135ed5d809ae97b0d4d25ff454456aea44af8fc.tar.gz
yosys-e135ed5d809ae97b0d4d25ff454456aea44af8fc.tar.bz2
yosys-e135ed5d809ae97b0d4d25ff454456aea44af8fc.zip
ice40: Add post-pnr ICESTORM_RAM model and fix FFs
Signed-off-by: David Shah <dave@ds0.me>
Diffstat (limited to 'techlibs/xilinx/cells_xtra.py')
0 files changed, 0 insertions, 0 deletions