aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/synth_xilinx.cc
diff options
context:
space:
mode:
authorEddie Hung <eddieh@ece.ubc.ca>2019-03-13 16:17:54 -0700
committerEddie Hung <eddieh@ece.ubc.ca>2019-03-13 16:17:54 -0700
commit24f129ddfb6496226801861a15e4e9518217dd76 (patch)
tree74648e7dd152d748efd1891c4edecb692c25684c /techlibs/xilinx/synth_xilinx.cc
parent1da090966263318c46dd1d91d2f1f4d11238c2c1 (diff)
downloadyosys-24f129ddfb6496226801861a15e4e9518217dd76.tar.gz
yosys-24f129ddfb6496226801861a15e4e9518217dd76.tar.bz2
yosys-24f129ddfb6496226801861a15e4e9518217dd76.zip
Refactor $__SHREG__ in cells_map.v
Diffstat (limited to 'techlibs/xilinx/synth_xilinx.cc')
0 files changed, 0 insertions, 0 deletions