aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/synth_xilinx.cc
diff options
context:
space:
mode:
authorEddie Hung <eddieh@ece.ubc.ca>2019-02-28 09:31:24 -0800
committerEddie Hung <eddieh@ece.ubc.ca>2019-02-28 09:31:24 -0800
commitc29f0c5048fce87258eb4a4b204b6584efe0170c (patch)
tree00a301b8ebcc5156216d901affc22bab096a12be /techlibs/xilinx/synth_xilinx.cc
parentc258b99040c8414952a3aceae874dc47563540dc (diff)
downloadyosys-c29f0c5048fce87258eb4a4b204b6584efe0170c.tar.gz
yosys-c29f0c5048fce87258eb4a4b204b6584efe0170c.tar.bz2
yosys-c29f0c5048fce87258eb4a4b204b6584efe0170c.zip
Add techmap rule for $__SHREG_DFF_P_ to SRL16/32
Diffstat (limited to 'techlibs/xilinx/synth_xilinx.cc')
0 files changed, 0 insertions, 0 deletions