aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/tests
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-09-11 17:16:46 -0700
committerEddie Hung <eddie@fpgeh.com>2019-09-11 17:16:46 -0700
commitf3081c20e7a9ac9b69581396999633272096b1e8 (patch)
tree2ad99e2365eb8975c82fd6781633e16f81aedce4 /techlibs/xilinx/tests
parent4369fc17d03d5c1db84823a37ff0f56eb1477e8f (diff)
downloadyosys-f3081c20e7a9ac9b69581396999633272096b1e8.tar.gz
yosys-f3081c20e7a9ac9b69581396999633272096b1e8.tar.bz2
yosys-f3081c20e7a9ac9b69581396999633272096b1e8.zip
Add support for A1 and B1 registers
Diffstat (limited to 'techlibs/xilinx/tests')
0 files changed, 0 insertions, 0 deletions