diff options
author | Eddie Hung <eddie@fpgeh.com> | 2019-08-28 09:21:03 -0700 |
---|---|---|
committer | Eddie Hung <eddie@fpgeh.com> | 2019-08-28 09:21:03 -0700 |
commit | ba5d81c7f1d97ca09cefb0185b33e549e166cee2 (patch) | |
tree | c70d709c9522c2b15891c40c1e265f5c2779465a /techlibs/xilinx/xc6s_brams_bb.v | |
parent | 9172d4a6740145e7b3c7c34b8fb5effd23598a94 (diff) | |
parent | 13424352cc8dca5f08ad22aa42066dc7f62afea5 (diff) | |
download | yosys-ba5d81c7f1d97ca09cefb0185b33e549e166cee2.tar.gz yosys-ba5d81c7f1d97ca09cefb0185b33e549e166cee2.tar.bz2 yosys-ba5d81c7f1d97ca09cefb0185b33e549e166cee2.zip |
Merge remote-tracking branch 'origin/master' into eddie/xilinx_srl
Diffstat (limited to 'techlibs/xilinx/xc6s_brams_bb.v')
-rw-r--r-- | techlibs/xilinx/xc6s_brams_bb.v | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/techlibs/xilinx/xc6s_brams_bb.v b/techlibs/xilinx/xc6s_brams_bb.v index eb1a29579..041d6b54f 100644 --- a/techlibs/xilinx/xc6s_brams_bb.v +++ b/techlibs/xilinx/xc6s_brams_bb.v @@ -1,5 +1,7 @@ module RAMB8BWER ( + (* clkbuf_sink *) input CLKAWRCLK, + (* clkbuf_sink *) input CLKBRDCLK, input ENAWREN, input ENBRDEN, @@ -87,7 +89,9 @@ module RAMB8BWER ( endmodule module RAMB16BWER ( + (* clkbuf_sink *) input CLKA, + (* clkbuf_sink *) input CLKB, input ENA, input ENB, |