aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2019-03-12 20:14:18 +0100
committerClifford Wolf <clifford@clifford.at>2019-03-12 20:14:18 +0100
commit9284cf92b8dcb510a2a9511965e587e42944c543 (patch)
tree68de77db74eb04e24526bc8e0342a2bff832a384 /techlibs/xilinx
parentd25a0c8adeb421246732539b19738a8e68fc1315 (diff)
downloadyosys-9284cf92b8dcb510a2a9511965e587e42944c543.tar.gz
yosys-9284cf92b8dcb510a2a9511965e587e42944c543.tar.bz2
yosys-9284cf92b8dcb510a2a9511965e587e42944c543.zip
Remove ice40/cells_sim.v hack to avoid warning for blocking memory writes
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Diffstat (limited to 'techlibs/xilinx')
0 files changed, 0 insertions, 0 deletions