diff options
author | Clifford Wolf <clifford@clifford.at> | 2018-10-04 11:30:00 +0200 |
---|---|---|
committer | GitHub <noreply@github.com> | 2018-10-04 11:30:00 +0200 |
commit | bed6c26a6e3d12750dc59d8db1cd4a909699a202 (patch) | |
tree | c2b6a4caf14948c8a45d1bf5117e7c4a8c84ec00 /techlibs/xilinx | |
parent | 76baae4b946cdeb04026120b495c87a6146358d0 (diff) | |
parent | ad975fb694f32edd51b4cf05f62485798e31ef1e (diff) | |
download | yosys-bed6c26a6e3d12750dc59d8db1cd4a909699a202.tar.gz yosys-bed6c26a6e3d12750dc59d8db1cd4a909699a202.tar.bz2 yosys-bed6c26a6e3d12750dc59d8db1cd4a909699a202.zip |
Merge pull request #650 from mithro/patch-1
xilinx: Adding missing inout IO port to IOBUF
Diffstat (limited to 'techlibs/xilinx')
-rw-r--r-- | techlibs/xilinx/cells_xtra.v | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/techlibs/xilinx/cells_xtra.v b/techlibs/xilinx/cells_xtra.v index a2dd01ad5..f5abf3ae0 100644 --- a/techlibs/xilinx/cells_xtra.v +++ b/techlibs/xilinx/cells_xtra.v @@ -2225,6 +2225,7 @@ module IOBUF (...); parameter IOSTANDARD = "DEFAULT"; parameter SLEW = "SLOW"; output O; + inout IO; input I, T; endmodule |