diff options
author | Miodrag Milanović <mmicko@gmail.com> | 2019-10-18 10:54:04 +0200 |
---|---|---|
committer | GitHub <noreply@github.com> | 2019-10-18 10:54:04 +0200 |
commit | ab4899a2d02b994d79e4aa223eb743793b9a60b3 (patch) | |
tree | a78b5d92952ea9f95623bb3daf8028d2402d023b /tests/anlogic/shifter.v | |
parent | 5ffb0053ec7d53ffc5c57e3277bfbab5d3fddb54 (diff) | |
parent | 66fca65b58bfb944cad45da5836613726498e4b7 (diff) | |
download | yosys-ab4899a2d02b994d79e4aa223eb743793b9a60b3.tar.gz yosys-ab4899a2d02b994d79e4aa223eb743793b9a60b3.tar.bz2 yosys-ab4899a2d02b994d79e4aa223eb743793b9a60b3.zip |
Merge pull request #1434 from YosysHQ/mmicko/anlogic
Add tests for Anlogic architecture (contd)
Diffstat (limited to 'tests/anlogic/shifter.v')
-rw-r--r-- | tests/anlogic/shifter.v | 16 |
1 files changed, 16 insertions, 0 deletions
diff --git a/tests/anlogic/shifter.v b/tests/anlogic/shifter.v new file mode 100644 index 000000000..04ae49d83 --- /dev/null +++ b/tests/anlogic/shifter.v @@ -0,0 +1,16 @@ +module top (
+out,
+clk,
+in
+);
+ output [7:0] out;
+ input signed clk, in;
+ reg signed [7:0] out = 0;
+
+ always @(posedge clk)
+ begin
+ out <= out >> 1;
+ out[7] <= in;
+ end
+
+endmodule
|