diff options
author | Miodrag Milanovic <mmicko@gmail.com> | 2019-10-18 12:19:59 +0200 |
---|---|---|
committer | Miodrag Milanovic <mmicko@gmail.com> | 2019-10-18 12:19:59 +0200 |
commit | 5603595e5c0efd2afc9ba810e6e5992e5d81d44c (patch) | |
tree | dcf99c611410e055a7ea71c970938ed6ee50a3c6 /tests/arch/xilinx/latches.v | |
parent | ab98f2dccf52a1bba396fe313ea0670603dc45ca (diff) | |
download | yosys-5603595e5c0efd2afc9ba810e6e5992e5d81d44c.tar.gz yosys-5603595e5c0efd2afc9ba810e6e5992e5d81d44c.tar.bz2 yosys-5603595e5c0efd2afc9ba810e6e5992e5d81d44c.zip |
Share common tests
Diffstat (limited to 'tests/arch/xilinx/latches.v')
-rw-r--r-- | tests/arch/xilinx/latches.v | 24 |
1 files changed, 0 insertions, 24 deletions
diff --git a/tests/arch/xilinx/latches.v b/tests/arch/xilinx/latches.v deleted file mode 100644 index adb5d5319..000000000 --- a/tests/arch/xilinx/latches.v +++ /dev/null @@ -1,24 +0,0 @@ -module latchp - ( input d, clk, en, output reg q ); - always @* - if ( en ) - q <= d; -endmodule - -module latchn - ( input d, clk, en, output reg q ); - always @* - if ( !en ) - q <= d; -endmodule - -module latchsr - ( input d, clk, en, clr, pre, output reg q ); - always @* - if ( clr ) - q <= 1'b0; - else if ( pre ) - q <= 1'b1; - else if ( en ) - q <= d; -endmodule |