diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2020-01-06 09:44:00 -0800 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2020-01-06 09:44:00 -0800 |
| commit | 020606f81c39df234d7a3f5e3e605e5f27422d87 (patch) | |
| tree | 8334168ea6ad76983226fa3bbc631ff151d4fedd /tests/arch/xilinx/logic.ys | |
| parent | 36d79c80d05f93cd4cb565fe7a92d7cb88683852 (diff) | |
| parent | b5f60e055d07579a2d4f23fc053ca030f103f377 (diff) | |
| download | yosys-020606f81c39df234d7a3f5e3e605e5f27422d87.tar.gz yosys-020606f81c39df234d7a3f5e3e605e5f27422d87.tar.bz2 yosys-020606f81c39df234d7a3f5e3e605e5f27422d87.zip | |
Merge remote-tracking branch 'origin/eddie/abc9_refactor' into xaig_arrival_required
Diffstat (limited to 'tests/arch/xilinx/logic.ys')
| -rw-r--r-- | tests/arch/xilinx/logic.ys | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/tests/arch/xilinx/logic.ys b/tests/arch/xilinx/logic.ys index d5b5c1a37..61a9314cc 100644 --- a/tests/arch/xilinx/logic.ys +++ b/tests/arch/xilinx/logic.ys @@ -1,7 +1,7 @@ read_verilog ../common/logic.v hierarchy -top top proc -equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check +equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx -noiopad # equivalency check design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) cd top # Constrain all select calls below inside the top module |