aboutsummaryrefslogtreecommitdiffstats
path: root/tests/asicworld/code_verilog_tutorial_addbit.v
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2013-03-24 13:27:04 +0100
committerClifford Wolf <clifford@clifford.at>2013-03-24 13:27:11 +0100
commitbbae24bdf7dc241db25a29efbd06f7c70517258c (patch)
tree7aa7054367fd507950b8f888d5111cf52c4f2932 /tests/asicworld/code_verilog_tutorial_addbit.v
parentf921b06fb05b9b776a70f161bf09c421907dec99 (diff)
downloadyosys-bbae24bdf7dc241db25a29efbd06f7c70517258c.tar.gz
yosys-bbae24bdf7dc241db25a29efbd06f7c70517258c.tar.bz2
yosys-bbae24bdf7dc241db25a29efbd06f7c70517258c.zip
Added show -strech and renamed -widthlabels to -width
Diffstat (limited to 'tests/asicworld/code_verilog_tutorial_addbit.v')
0 files changed, 0 insertions, 0 deletions