diff options
author | Clifford Wolf <clifford@clifford.at> | 2019-03-25 14:47:33 +0100 |
---|---|---|
committer | GitHub <noreply@github.com> | 2019-03-25 14:47:33 +0100 |
commit | 2bb96329444be71f21934906d4b9d357fe4c1fb6 (patch) | |
tree | 2b6d8d6dce700ff20065a7311b0a1f7de71333c6 /tests/liberty/semicolmissing.lib | |
parent | ccfa2fe01cffcc4d23bc989e558bd33addfea58e (diff) | |
parent | 1f7f54e68eb201976ddd42cb906492bf9e611030 (diff) | |
download | yosys-2bb96329444be71f21934906d4b9d357fe4c1fb6.tar.gz yosys-2bb96329444be71f21934906d4b9d357fe4c1fb6.tar.bz2 yosys-2bb96329444be71f21934906d4b9d357fe4c1fb6.zip |
Merge pull request #897 from trcwm/libertyfixes
Liberty parser: Accept ranges [A:B], and ignore missing ';'.
Diffstat (limited to 'tests/liberty/semicolmissing.lib')
-rw-r--r-- | tests/liberty/semicolmissing.lib | 72 |
1 files changed, 72 insertions, 0 deletions
diff --git a/tests/liberty/semicolmissing.lib b/tests/liberty/semicolmissing.lib new file mode 100644 index 000000000..f7c20750a --- /dev/null +++ b/tests/liberty/semicolmissing.lib @@ -0,0 +1,72 @@ +/********************************************/ +/* */ +/* Supergate cell library for Bench marking */ +/* */ +/* Symbiotic EDA GmbH / Moseley Instruments */ +/* Niels A. Moseley */ +/* */ +/* Process: none */ +/* */ +/* Date : 24-03-2019 */ +/* Version: 1.0 */ +/* Version: 1.1 - Removed semicolons in */ +/* full adder */ +/* */ +/********************************************/ + +/* + semi colon is missing in full-adder specification + some TSMC liberty files are formatted this way.. +*/ + +library(supergate) { + technology (cmos); + revision : 1.0; + + time_unit : "1ps"; + pulling_resistance_unit : "1kohm"; + voltage_unit : "1V"; + current_unit : "1uA"; + + capacitive_load_unit(1,ff); + + default_inout_pin_cap : 7.0; + default_input_pin_cap : 7.0; + default_output_pin_cap : 0.0; + default_fanout_load : 1.0; + + default_wire_load_capacitance : 0.1; + default_wire_load_resistance : 1.0e-3; + default_wire_load_area : 0.0; + + nom_process : 1.0; + nom_temperature : 25.0; + nom_voltage : 1.2; + + delay_model : generic_cmos; + + /* full adder */ + cell (fulladder) { + area : 8 + pin(A) { + direction : input + } + pin(B) { + direction : input + } + pin(CI) { + direction : input + } + pin(CO) { + direction : output + function : "(((A * B)+(B * CI))+(CI * A))" + } + pin(Y) { + direction: output + function : "((A^B)^CI)" + } + } + +} /* end */ + + |