diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-08-28 09:21:03 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-08-28 09:21:03 -0700 |
| commit | ba5d81c7f1d97ca09cefb0185b33e549e166cee2 (patch) | |
| tree | c70d709c9522c2b15891c40c1e265f5c2779465a /tests/sat | |
| parent | 9172d4a6740145e7b3c7c34b8fb5effd23598a94 (diff) | |
| parent | 13424352cc8dca5f08ad22aa42066dc7f62afea5 (diff) | |
| download | yosys-ba5d81c7f1d97ca09cefb0185b33e549e166cee2.tar.gz yosys-ba5d81c7f1d97ca09cefb0185b33e549e166cee2.tar.bz2 yosys-ba5d81c7f1d97ca09cefb0185b33e549e166cee2.zip | |
Merge remote-tracking branch 'origin/master' into eddie/xilinx_srl
Diffstat (limited to 'tests/sat')
| -rw-r--r-- | tests/sat/initval.v | 8 |
1 files changed, 7 insertions, 1 deletions
diff --git a/tests/sat/initval.v b/tests/sat/initval.v index 5b661f8d6..81f71b5ba 100644 --- a/tests/sat/initval.v +++ b/tests/sat/initval.v @@ -1,6 +1,7 @@ -module test(input clk, input [3:0] bar, output [3:0] foo); +module test(input clk, input [3:0] bar, output [3:0] foo, asdf); reg [3:0] foo = 0; reg [3:0] last_bar = 0; + reg [3:0] asdf = 4'b1xxx; always @* foo[1:0] <= bar[1:0]; @@ -11,5 +12,10 @@ module test(input clk, input [3:0] bar, output [3:0] foo); always @(posedge clk) last_bar <= bar; + always @(posedge clk) + asdf[3] <= bar[3]; + always @* + asdf[2:0] = 3'b111; + assert property (foo == {last_bar[3:2], bar[1:0]}); endmodule |