diff options
author | Claire Xenia Wolf <claire@clairexen.net> | 2021-09-22 17:34:20 +0200 |
---|---|---|
committer | Claire Xenia Wolf <claire@clairexen.net> | 2021-09-23 14:54:28 +0200 |
commit | 15fb0107dcdfcf98c56f229727c7cd701ff9b4b3 (patch) | |
tree | 53d8c5a6530545103701e0842d926b40a657748c /tests/simple/func_block.v | |
parent | 3931b3a03f65965daca20b1228d8882192e74650 (diff) | |
download | yosys-15fb0107dcdfcf98c56f229727c7cd701ff9b4b3.tar.gz yosys-15fb0107dcdfcf98c56f229727c7cd701ff9b4b3.tar.bz2 yosys-15fb0107dcdfcf98c56f229727c7cd701ff9b4b3.zip |
Fix "make vgtest" so it runs to the end (but now it fails ;)
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
Diffstat (limited to 'tests/simple/func_block.v')
-rw-r--r-- | tests/simple/func_block.v | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/tests/simple/func_block.v b/tests/simple/func_block.v index be759d1a9..0ac7ca3bf 100644 --- a/tests/simple/func_block.v +++ b/tests/simple/func_block.v @@ -1,6 +1,6 @@ `default_nettype none -module top(inp, out1, out2, out3); +module func_block_top(inp, out1, out2, out3); input wire [31:0] inp; function automatic [31:0] func1; |