aboutsummaryrefslogtreecommitdiffstats
path: root/tests/techmap/techmap_replace.ys
diff options
context:
space:
mode:
authorwhitequark <whitequark@whitequark.org>2019-09-26 03:57:16 +0000
committerwhitequark <whitequark@whitequark.org>2019-09-30 15:53:11 +0000
commit99a7f39084cf4b9cd21e2a1e4f4a842993dfd147 (patch)
tree805a7ac04968e138c6759e2fa13b2bc560309b11 /tests/techmap/techmap_replace.ys
parent8f2bdff7b9f948141dfb00a337f9c2acec6b118e (diff)
downloadyosys-99a7f39084cf4b9cd21e2a1e4f4a842993dfd147.tar.gz
yosys-99a7f39084cf4b9cd21e2a1e4f4a842993dfd147.tar.bz2
yosys-99a7f39084cf4b9cd21e2a1e4f4a842993dfd147.zip
rpc: new frontend.
A new pass, connect_rpc, allows any HDL frontend that can read/write JSON from/to stdin/stdout or an unix socket or a named pipe to participate in elaboration as a first class citizen, such that any other HDL supported by Yosys directly or indirectly can transparently instantiate modules handled by this frontend. Recognizing that many HDL frontends emit Verilog, it allows the RPC frontend to direct Yosys to process the result of instantiation via any built-in Yosys frontend. The resulting RTLIL is then hygienically integrated into the overall design.
Diffstat (limited to 'tests/techmap/techmap_replace.ys')
0 files changed, 0 insertions, 0 deletions