aboutsummaryrefslogtreecommitdiffstats
path: root/tests/techmap/wireinit.ys
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2019-09-02 22:56:38 +0200
committerClifford Wolf <clifford@clifford.at>2019-09-02 22:56:38 +0200
commit25e5fbac9096a872f7be1a481e6798103f40ccf5 (patch)
tree7c2845e7f16316bcf4c7dbcbfc3574e1fbbfbea0 /tests/techmap/wireinit.ys
parent7e8f7f4c59c96897159d32771d0c7179c5474281 (diff)
downloadyosys-25e5fbac9096a872f7be1a481e6798103f40ccf5.tar.gz
yosys-25e5fbac9096a872f7be1a481e6798103f40ccf5.tar.bz2
yosys-25e5fbac9096a872f7be1a481e6798103f40ccf5.zip
Properly construct $live and $fair cells from "if (...) assume/assert (s_eventually ...)"
Fixes https://github.com/YosysHQ/SymbiYosys/issues/59 Signed-off-by: Clifford Wolf <clifford@clifford.at>
Diffstat (limited to 'tests/techmap/wireinit.ys')
0 files changed, 0 insertions, 0 deletions