diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-08-28 15:31:48 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-08-28 15:31:48 -0700 |
| commit | 1b08f861b6f95dba561ec48f71d3ab5bc18f64f2 (patch) | |
| tree | b08eebb56cfa49743504bfcb97d3778dedc13d9d /tests/various | |
| parent | 8d820a9884c0a58ee7817a2052d8b915578a7ba7 (diff) | |
| parent | 52c4655de32c027e0542834d030ac951be10c8eb (diff) | |
| download | yosys-1b08f861b6f95dba561ec48f71d3ab5bc18f64f2.tar.gz yosys-1b08f861b6f95dba561ec48f71d3ab5bc18f64f2.tar.bz2 yosys-1b08f861b6f95dba561ec48f71d3ab5bc18f64f2.zip | |
Merge branch 'eddie/xilinx_srl' into xaig_arrival
Diffstat (limited to 'tests/various')
| -rw-r--r-- | tests/various/shregmap.ys | 33 |
1 files changed, 0 insertions, 33 deletions
diff --git a/tests/various/shregmap.ys b/tests/various/shregmap.ys index 0e5fe882b..16e5f40e1 100644 --- a/tests/various/shregmap.ys +++ b/tests/various/shregmap.ys @@ -31,36 +31,3 @@ sat -verify -prove-asserts -show-ports -seq 5 miter #design -load gate #stat - -########## - -design -load read -design -copy-to model $__XILINX_SHREG_ -hierarchy -top shregmap_variable_test -prep -design -save gold - -simplemap t:$dff t:$dffe -shregmap -tech xilinx - -#stat -# show -width -# write_verilog -noexpr -norename -select -assert-count 1 t:$_DFF_P_ -select -assert-count 2 t:$__XILINX_SHREG_ - -design -stash gate - -design -import gold -as gold -design -import gate -as gate -design -copy-from model -as $__XILINX_SHREG_ \$__XILINX_SHREG_ -prep - -miter -equiv -flatten -make_assert -make_outputs gold gate miter -sat -verify -prove-asserts -show-ports -seq 5 miter - -# design -load gold -# stat - -# design -load gate -# stat |