aboutsummaryrefslogtreecommitdiffstats
path: root/tests/various
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-08-23 11:26:55 -0700
committerEddie Hung <eddie@fpgeh.com>2019-08-23 11:26:55 -0700
commitd672b1ddecf30cc7fd005ce7a06ab6c2d3dca1a5 (patch)
tree46140158ab5a760da9280900e00240e5a1e6dca9 /tests/various
parentc7af71ecde65ad310e487a296b957678412fca74 (diff)
parent509c353fe981c95ca667a637bf2b47477962a60b (diff)
downloadyosys-d672b1ddecf30cc7fd005ce7a06ab6c2d3dca1a5.tar.gz
yosys-d672b1ddecf30cc7fd005ce7a06ab6c2d3dca1a5.tar.bz2
yosys-d672b1ddecf30cc7fd005ce7a06ab6c2d3dca1a5.zip
Merge remote-tracking branch 'origin/master' into xaig_arrival
Diffstat (limited to 'tests/various')
-rw-r--r--tests/various/mem2reg.ys14
1 files changed, 14 insertions, 0 deletions
diff --git a/tests/various/mem2reg.ys b/tests/various/mem2reg.ys
new file mode 100644
index 000000000..85d6267c5
--- /dev/null
+++ b/tests/various/mem2reg.ys
@@ -0,0 +1,14 @@
+read_verilog <<EOT
+module top;
+parameter DATADEPTH=2;
+parameter DATAWIDTH=1;
+(* keep, nomem2reg *) reg [DATAWIDTH-1:0] data1 [DATADEPTH-1:0];
+(* keep, mem2reg *) reg [DATAWIDTH-1:0] data2 [DATADEPTH-1:0];
+endmodule
+EOT
+
+proc
+cd top
+select -assert-count 1 m:data1 a:src=<<EOT:4 %i
+select -assert-count 2 w:data2[*] a:src=<<EOT:5 %i
+select -assert-none a:mem2reg