diff options
| author | Miodrag Milanović <mmicko@gmail.com> | 2023-02-27 16:26:57 +0100 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2023-02-27 16:26:57 +0100 |
| commit | 21e87f7986f354d71585087e2f15c4f0686245fd (patch) | |
| tree | 71d422e4d48efdcbed40667063ad5e9c717d7afa /tests | |
| parent | 842cdad575f51c7f65f13fd50d8b94920197496c (diff) | |
| parent | 822c7b0341064c3d0d9b142dc6ce61c66797159a (diff) | |
| download | yosys-21e87f7986f354d71585087e2f15c4f0686245fd.tar.gz yosys-21e87f7986f354d71585087e2f15c4f0686245fd.tar.bz2 yosys-21e87f7986f354d71585087e2f15c4f0686245fd.zip | |
Merge pull request #3646 from YosysHQ/lofty/fix-3591
muxcover: do not add decode muxes with x inputs
Diffstat (limited to 'tests')
| -rw-r--r-- | tests/various/muxcover.ys | 40 |
1 files changed, 40 insertions, 0 deletions
diff --git a/tests/various/muxcover.ys b/tests/various/muxcover.ys index 67e9625e6..37a90dcb0 100644 --- a/tests/various/muxcover.ys +++ b/tests/various/muxcover.ys @@ -508,3 +508,43 @@ design -import gate -as gate miter -equiv -flatten -make_assert -make_outputs -ignore_gold_x gold gate miter sat -verify -prove-asserts -show-ports miter + +## implement a mux6 as a mux8 :: https://github.com/YosysHQ/yosys/issues/3591 + +design -reset +read_verilog << EOF +module test (A, S, Y); + parameter INPUTS = 6; + + input [INPUTS-1:0] A; + input [$clog2(INPUTS)-1:0] S; + + wire [15:0] AA = {{(16-INPUTS){1'b0}}, A}; + wire [3:0] SS = {{(4-$clog2(INPUTS)){1'b0}}, S}; + + output Y = SS[3] ? (SS[2] ? SS[1] ? (SS[0] ? AA[15] : AA[14]) + : (SS[0] ? AA[13] : AA[12]) + : SS[1] ? (SS[0] ? AA[11] : AA[10]) + : (SS[0] ? AA[9] : AA[8])) + : (SS[2] ? SS[1] ? (SS[0] ? AA[7] : AA[6]) + : (SS[0] ? AA[5] : AA[4]) + : SS[1] ? (SS[0] ? AA[3] : AA[2]) + : (SS[0] ? AA[1] : AA[0])); +endmodule +EOF + +prep +design -save gold +simplemap t:\$mux +muxcover +opt_clean -purge +select -assert-count 1 t:$_MUX8_ +select -assert-none t:$_MUX8_ %% t:* %D +techmap -map +/simcells.v t:$_MUX8_ +design -stash gate + +design -import gold -as gold +design -import gate -as gate + +miter -equiv -flatten -make_assert -make_outputs -ignore_gold_x gold gate miter +sat -verify -prove-asserts -show-ports miter |