diff options
author | Clifford Wolf <clifford@clifford.at> | 2019-07-03 12:30:37 +0200 |
---|---|---|
committer | GitHub <noreply@github.com> | 2019-07-03 12:30:37 +0200 |
commit | e38b2ac64860704f18e1097a6db32260f41717c3 (patch) | |
tree | 047e1d1a42fa1d2abe27974444eb808fd1aafb7e /tests | |
parent | 224ad8fe3305b6bdeda69b65bf39bd025b68e87e (diff) | |
parent | 1f173210ebbf2cd5b5714e351ed40b6141d90b14 (diff) | |
download | yosys-e38b2ac64860704f18e1097a6db32260f41717c3.tar.gz yosys-e38b2ac64860704f18e1097a6db32260f41717c3.tar.bz2 yosys-e38b2ac64860704f18e1097a6db32260f41717c3.zip |
Merge pull request #1147 from YosysHQ/clifford/fix1144
Improve specify dummy parser
Diffstat (limited to 'tests')
-rw-r--r-- | tests/various/specify.v | 11 | ||||
-rw-r--r-- | tests/various/specify.ys | 2 |
2 files changed, 12 insertions, 1 deletions
diff --git a/tests/various/specify.v b/tests/various/specify.v index afc421da8..5d44d78f7 100644 --- a/tests/various/specify.v +++ b/tests/various/specify.v @@ -7,9 +7,11 @@ module test ( if (EN) Q <= D; specify - if (EN) (CLK *> (Q : D)) = (1, 2:3:4); +`ifndef SKIP_UNSUPPORTED_IGN_PARSER_CONSTRUCTS + if (EN) (posedge CLK *> (Q : D)) = (1, 2:3:4); $setup(D, posedge CLK &&& EN, 5); $hold(posedge CLK, D &&& EN, 6); +`endif endspecify endmodule @@ -28,3 +30,10 @@ module test2 ( (B => Q) = 1.5; endspecify endmodule + +module issue01144(input clk, d, output q); +specify + (posedge clk => (q +: d)) = (3,1); + (posedge clk *> (q +: d)) = (3,1); +endspecify +endmodule diff --git a/tests/various/specify.ys b/tests/various/specify.ys index a5ca07219..00597e1e2 100644 --- a/tests/various/specify.ys +++ b/tests/various/specify.ys @@ -54,3 +54,5 @@ equiv_struct equiv_induct -seq 5 equiv_status -assert design -reset + +read_verilog -DSKIP_UNSUPPORTED_IGN_PARSER_CONSTRUCTS specify.v |