aboutsummaryrefslogtreecommitdiffstats
path: root/tests/arch/ice40/fsm.ys
diff options
context:
space:
mode:
Diffstat (limited to 'tests/arch/ice40/fsm.ys')
-rw-r--r--tests/arch/ice40/fsm.ys6
1 files changed, 3 insertions, 3 deletions
diff --git a/tests/arch/ice40/fsm.ys b/tests/arch/ice40/fsm.ys
index 4cc8629d6..5aacc6c73 100644
--- a/tests/arch/ice40/fsm.ys
+++ b/tests/arch/ice40/fsm.ys
@@ -1,10 +1,10 @@
-read_verilog fsm.v
-hierarchy -top top
+read_verilog ../common/fsm.v
+hierarchy -top fsm
proc
flatten
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
-cd top # Constrain all select calls below inside the top module
+cd fsm # Constrain all select calls below inside the top module
select -assert-count 2 t:SB_DFFESR
select -assert-count 2 t:SB_DFFSR