aboutsummaryrefslogtreecommitdiffstats
path: root/tests/ice40/mul.ys
diff options
context:
space:
mode:
Diffstat (limited to 'tests/ice40/mul.ys')
-rw-r--r--tests/ice40/mul.ys7
1 files changed, 0 insertions, 7 deletions
diff --git a/tests/ice40/mul.ys b/tests/ice40/mul.ys
deleted file mode 100644
index 8a0822a84..000000000
--- a/tests/ice40/mul.ys
+++ /dev/null
@@ -1,7 +0,0 @@
-read_verilog mul.v
-hierarchy -top top
-equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 -dsp # equivalency check
-design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
-cd top # Constrain all select calls below inside the top module
-select -assert-count 1 t:SB_MAC16
-select -assert-none t:SB_MAC16 %% t:* %D