aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
* | Added cells.libClifford Wolf2015-01-162-0/+109
| |
* | Added dff2dffe to synth_xilinxClifford Wolf2015-01-161-0/+2
| |
* | Added more FF types to xilinx/cells.vClifford Wolf2015-01-161-25/+28
| |
* | Fixed xilinx bram clock inverted configClifford Wolf2015-01-161-21/+35
| |
* | Added FF cells to xilinx/cells_sim.vClifford Wolf2015-01-161-116/+116
| |
* | Added Xilinx MUXF7 and MUXF8 supportClifford Wolf2015-01-152-2/+30
| |
* | Added "abc -lut w1:w2"Clifford Wolf2015-01-151-5/+21
| |
* | Fixed handling of foo.__TECHMAP_...Clifford Wolf2015-01-151-1/+1
| |
* | Ignoring more system task and functionsClifford Wolf2015-01-152-2/+4
| |
* | Fixed handling of "input foo; reg [0:0] foo;"Clifford Wolf2015-01-151-0/+7
| |
* | Consolidate "Blocking assignment to memory.." msgs for the same lineClifford Wolf2015-01-151-3/+9
| |
* | Various cleanups in synth_xilinx commandClifford Wolf2015-01-131-54/+8
| |
* | Re-enabled mux->and/or transform (and fixed lm32 in yosys-bigsim)Clifford Wolf2015-01-131-5/+0
| |
* | Tiny fix in vcdcd.plClifford Wolf2015-01-131-2/+2
| |
* | Small Makefile typo fixClifford Wolf2015-01-131-2/+2
| |
* | Only enable code coverage counters on linuxClifford Wolf2015-01-094-6/+6
| |
* | Merge pull request #46 from utzig/masterClifford Wolf2015-01-083-5/+11
|\ \ | | | | | | Fixes building on a Mac using Homebrew as package manager
| * | Enable use of homebrew's provided bison if availableFabio Utzig2015-01-081-0/+2
| | |
| * | Enable bison to be customizedFabio Utzig2015-01-083-2/+3
| | |
| * | Add homebrew's libffi pathsFabio Utzig2015-01-081-0/+3
| | |
| * | Add homebrew's readline pathsFabio Utzig2015-01-081-3/+3
|/ /
* | Added add_share_file Makefile macroClifford Wolf2015-01-083-38/+17
| |
* | added minimalistic xilinx sim modelsClifford Wolf2015-01-081-0/+150
| |
* | disabled problematic mux -> and/or transformClifford Wolf2015-01-071-2/+7
| |
* | More Xilinx bram cleanupsClifford Wolf2015-01-071-14/+14
| |
* | Cleanups in xilinx bram descriptionsClifford Wolf2015-01-072-36/+36
| |
* | memory_bram hotfix for memories with width 1Clifford Wolf2015-01-061-3/+3
| |
* | Xilinx RAMB36/RAMB18 memory_bram support completeClifford Wolf2015-01-063-16/+320
| |
* | Towards Xilinx bram supportClifford Wolf2015-01-063-24/+65
| |
* | small fix in xilinx/brams.vClifford Wolf2015-01-061-5/+5
| |
* | fixed compiler warning on non-linux archsClifford Wolf2015-01-061-2/+4
| |
* | removed old debug codeClifford Wolf2015-01-061-1/+0
| |
* | hashlib iterator fixClifford Wolf2015-01-061-4/+4
| |
* | build fix for mxeClifford Wolf2015-01-061-7/+8
| |
* | Towards Xilinx bram supportClifford Wolf2015-01-065-26/+176
| |
* | Various small improvements to synth_xilinxClifford Wolf2015-01-062-10/+8
| |
* | Towards Xilinx bram supportClifford Wolf2015-01-063-14/+42
| |
* | Towards Xilinx bram supportClifford Wolf2015-01-063-6/+10
| |
* | dict<> ref vs insert bugfixClifford Wolf2015-01-061-10/+13
| |
* | Towards Xilinx bram supportClifford Wolf2015-01-058-19/+175
| |
* | Towards Xilinx bram supportClifford Wolf2015-01-044-16/+186
| |
* | Added memory_bram "shuffle_enable" featureClifford Wolf2015-01-042-1/+117
| |
* | Removed left over debug code from memory_bramClifford Wolf2015-01-041-2/+2
| |
* | Fixed pattern matching in "hierarchy -generate"Clifford Wolf2015-01-041-2/+2
| |
* | Print non-errors to stdoutClifford Wolf2015-01-033-2/+11
| |
* | Added "memory -bram"Clifford Wolf2015-01-032-3/+12
| |
* | Added memory_bram 'or_next_if_better' featureClifford Wolf2015-01-032-45/+162
| |
* | memory_bram transp supportClifford Wolf2015-01-032-46/+88
| |
* | Progress in memory_bramClifford Wolf2015-01-035-25/+25
| |
* | Cosmetic changes in verilog output formatClifford Wolf2015-01-021-5/+10
| |
generated by cgit v1.2.3 (git 2.25.1) at 2025-07-21 09:05:59 +0000