aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
| * | | | ecp5: Support for flipflop initialisationDavid Shah2019-01-223-4/+199
| | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | | ecp5: Add LSRMODE to flipflops for PRLD supportDavid Shah2019-01-211-7/+16
| | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | | ecp5: More blackboxesDavid Shah2019-01-211-0/+17
| | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | | | ecp5: Increase threshold for ALU mappingDavid Shah2019-01-211-1/+1
| | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | | | Merge pull request #827 from ucb-bar/firrtlfixesClifford Wolf2019-02-284-11/+21
|\ \ \ \ \ | |_|/ / / |/| | | | Fix FIRRTL to Verilog process instance subfield assignment.
| * | | | Fix FIRRTL to Verilog process instance subfield assignment.Jim Lawson2019-02-254-11/+21
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Don't emit subfield assignments: bits(x, y, z) <= ... - but instead, add them to the reverse-wire-map where they'll be treated at the end of the module. Enable tests which were disabled due to incorrect treatment of subfields. Assume the `$firrtl2verilog` variable contains any additional switches to control verilog generation (i.e. `--no-dedup -X mverilog`)
* | | | | Fix pmgen for out-of-tree buildClifford Wolf2019-02-282-4/+6
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | Merge pull request #833 from YosysHQ/clifford/fix831Clifford Wolf2019-02-281-4/+11
|\ \ \ \ \ | | | | | | | | | | | | Fix smt2 code generation for partially initialized memory words, fixe…
| * | | | | Fix smt2 code generation for partially initialized memowy words, fixes #831Clifford Wolf2019-02-281-4/+11
|/ / / / / | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | Merge pull request #832 from YosysHQ/supercoverClifford Wolf2019-02-282-0/+93
|\ \ \ \ \ | |_|_|/ / |/| | | | Add "supercover" pass
| * | | | Improvements in "supercover" passClifford Wolf2019-02-271-2/+18
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | Add "supercover" skeletonClifford Wolf2019-02-272-0/+77
|/ / / / | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | techlibs/greenpak4/cells_map.v: Harmonize whitespace within lut moduleLarry Doolittle2019-02-261-22/+22
| | | |
* | | | Clean up some whitepsace outliersLarry Doolittle2019-02-263-6/+6
|/ / /
* | | Minor changes ontop of 71bcc4c: Remove hierarchy warning that is redundant ↵Clifford Wolf2019-02-241-5/+1
| | | | | | | | | | | | | | | | | | to -check Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Merge pull request #812 from ucb-bar/arrayhierarchyfixesClifford Wolf2019-02-243-11/+108
|\ \ \ | | | | | | | | Define basic_cell_type() function and use it to derive the cell type …
| * | | Address requested changes - don't require non-$ name.Jim Lawson2019-02-223-11/+14
| | | | | | | | | | | | | | | | | | | | | | | | Suppress warning if name does begin with a `$`. Fix hierachy tests so they have something to grep. Announce hierarchy test types.
| * | | Fix normal (non-array) hierarchy -auto-top.Jim Lawson2019-02-193-10/+74
| | | | | | | | | | | | | | | | Add simple test.
| * | | Define basic_cell_type() function and use it to derive the cell type for ↵Jim Lawson2019-02-151-10/+40
| | | | | | | | | | | | | | | | array references (instead of duplicating the code).
* | | | Cleanups in ARST handling in wreduceClifford Wolf2019-02-241-10/+4
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Merge pull request #824 from litghost/fix_reduce_on_ffClifford Wolf2019-02-243-0/+37
|\ \ \ \ | | | | | | | | | | Fix WREDUCE on FF not fixing ARST_VALUE parameter.
| * | | | Fix WREDUCE on FF not fixing ARST_VALUE parameter.Keith Rothman2019-02-223-0/+37
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Adds test case that fails without code change. Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
* | | | | Fix handling of defparam for when default_nettype is noneClifford Wolf2019-02-242-0/+6
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | Check if Verific was built with DB_PRESERVE_INITIAL_VALUEClifford Wolf2019-02-241-0/+4
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | Merge pull request #819 from YosysHQ/clifford/optdClifford Wolf2019-02-221-2/+16
|\ \ \ \ \ | | | | | | | | | | | | Rename "yosys -D" to "yosys -U", add "yosys -D" with expected behavior
| * | | | | Rename "yosys -U" to "yosys -P" to avoid confusion about "undefine"Clifford Wolf2019-02-211-3/+3
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | | Rename "yosys -D" to "yosys -U", add "yosys -D" with expected behaviorClifford Wolf2019-02-211-2/+16
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | | Merge pull request #820 from YosysHQ/clifford/fix810Clifford Wolf2019-02-225-54/+26
|\ \ \ \ \ \ | | | | | | | | | | | | | | Fix #810 and fix #814
| * | | | | | Fix TravisClifford Wolf2019-02-223-42/+11
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | It looks like that whole "Fixing Travis's git clone" code was just there to make the "git describe --tags" work. I simply removed both. Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | | | Fixes related to handling of autowires and upto-ranges, fixes #814Clifford Wolf2019-02-212-9/+12
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | | | Fix handling of expression width in $past, fixes #810Clifford Wolf2019-02-211-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | | | Fix segfault in printing of some internal error messagesClifford Wolf2019-02-211-2/+2
| |/ / / / / | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | | Merge pull request #740 from daveshah1/improve_dressClifford Wolf2019-02-223-34/+65
|\ \ \ \ \ \ | |_|/ / / / |/| | | | | Improve ABC netname preservation
| * | | | | ecp5: Use abc -dressDavid Shah2019-02-061-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * | | | | abc: Improved recovered netnames, also preserve src on nets with dressDavid Shah2019-02-061-4/+13
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * | | | | ice40: Use abc -dress in synth_ice40David Shah2019-02-061-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * | | | | abc: Preserve naming through ABC using 'dress' commandDavid Shah2019-02-061-29/+51
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | | | | Hotfix for 4c82ddfClifford Wolf2019-02-211-11/+2
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | | Merge pull request #822 from litghost/expand_setundefClifford Wolf2019-02-211-0/+29
|\ \ \ \ \ \ | | | | | | | | | | | | | | Add -params mode to force undef parameters in selected cells.
| * | | | | | Add -params mode to force undef parameters in selected cells.Keith Rothman2019-02-211-0/+29
|/ / / / / / | | | | | | | | | | | | | | | | | | Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
* | | | | | Merge pull request #818 from YosysHQ/clifford/dffsrfixClifford Wolf2019-02-211-6/+7
|\ \ \ \ \ \ | | | | | | | | | | | | | | Fix opt_rmdff handling of $_DFFSR_???_ and $_DLATCHSR_???_, fixes #816
| * | | | | | Fix opt_rmdff handling of $_DFFSR_???_ and $_DLATCHSR_???_, fixes #816Clifford Wolf2019-02-211-6/+7
| | |/ / / / | |/| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | | | Merge pull request #786 from YosysHQ/pmgenClifford Wolf2019-02-2114-59/+1851
|\ \ \ \ \ \ | | | | | | | | | | | | | | Pattern Matcher Generator and iCE40 DSP Mapper
| * | | | | | Fix typo in passes/pmgen/README.mdClifford Wolf2019-02-211-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | | | Bugfix in ice40_dspClifford Wolf2019-02-213-22/+35
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | | | Add ice40 test_dsp_map test case generatorClifford Wolf2019-02-202-0/+99
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | | | Add "synth_ice40 -dsp"Clifford Wolf2019-02-202-7/+31
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | | | Add FF support to wreduceClifford Wolf2019-02-202-1/+73
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | | | Improve iCE40 SB_MAC16 modelClifford Wolf2019-02-205-121/+179
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | | | Detect and reject cases that do not map well to iCE40 DSPs (yet)Clifford Wolf2019-02-202-2/+17
| | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
generated by cgit v1.2.3 (git 2.25.1) at 2025-05-29 05:03:50 +0000