Commit message (Collapse) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | | Added Viz to yosys.js | Clifford Wolf | 2015-02-15 | 4 | -8/+87 | |
| | | ||||||
* | | Added yosys.js FS support | Clifford Wolf | 2015-02-15 | 1 | -2/+61 | |
| | | ||||||
* | | More emcc stuff | Clifford Wolf | 2015-02-15 | 3 | -17/+39 | |
| | | ||||||
* | | Improved yosys.js example | Clifford Wolf | 2015-02-15 | 1 | -60/+72 | |
| | | ||||||
* | | Added "stat" to "synth" and "synth_xilinx" | Clifford Wolf | 2015-02-15 | 2 | -0/+4 | |
| | | ||||||
* | | Added final checks to "synth" and "synth_xilinx" | Clifford Wolf | 2015-02-15 | 2 | -7/+24 | |
| | | ||||||
* | | Added "check -noinit" | Clifford Wolf | 2015-02-15 | 1 | -3/+19 | |
| | | ||||||
* | | Cosmetic fixes in "hierarchy" for blackbox modules | Clifford Wolf | 2015-02-15 | 1 | -2/+4 | |
| | | ||||||
* | | More emscripten stuff, Added example app | Clifford Wolf | 2015-02-15 | 5 | -4/+99 | |
| | | ||||||
* | | Fixed default EMCCFLAGS | Clifford Wolf | 2015-02-15 | 1 | -5/+8 | |
| | | ||||||
* | | Smaller default parameters in $mem simlib model | Clifford Wolf | 2015-02-15 | 1 | -2/+2 | |
| | | ||||||
* | | Fixed "stat" handling of blackbox modules | Clifford Wolf | 2015-02-14 | 1 | -9/+6 | |
| | | ||||||
* | | Various fixes for memories with offsets | Clifford Wolf | 2015-02-14 | 5 | -13/+24 | |
| | | ||||||
* | | Added $meminit support to "memory" command | Clifford Wolf | 2015-02-14 | 7 | -48/+98 | |
| | | ||||||
* | | Added $meminit test case | Clifford Wolf | 2015-02-14 | 1 | -0/+30 | |
| | | ||||||
* | | Added "read_verilog -nomeminit" and "nomeminit" attribute | Clifford Wolf | 2015-02-14 | 5 | -7/+34 | |
| | | ||||||
* | | Creating $meminit cells in verilog front-end | Clifford Wolf | 2015-02-14 | 4 | -33/+57 | |
| | | ||||||
* | | Added $meminit cell type | Clifford Wolf | 2015-02-14 | 4 | -1/+33 | |
| | | ||||||
* | | Fixed handling of "//" in filenames in verilog pre-processor | Clifford Wolf | 2015-02-14 | 2 | -1/+5 | |
| | | ||||||
* | | Fixed "write_verilog -attr2comment" handling of "*/" in strings | Clifford Wolf | 2015-02-13 | 1 | -2/+4 | |
| | | ||||||
* | | hotfix in "check" command | Clifford Wolf | 2015-02-13 | 1 | -1/+2 | |
| | | ||||||
* | | Added "check" command | Clifford Wolf | 2015-02-13 | 3 | -0/+131 | |
| | | ||||||
* | | Added AstNode::simplify() recursion counter | Clifford Wolf | 2015-02-13 | 1 | -2/+10 | |
| | | ||||||
* | | Added EMCCFLAGS | Clifford Wolf | 2015-02-13 | 1 | -0/+8 | |
| | | ||||||
* | | Some test related fixes | Clifford Wolf | 2015-02-12 | 6 | -156/+6 | |
| | | | | | | | | (incl. removal of three bad test cases) | |||||
* | | Added "proc_dlatch" | Clifford Wolf | 2015-02-12 | 3 | -1/+311 | |
| | | ||||||
* | | Less aggressive "share" defaults | Clifford Wolf | 2015-02-10 | 1 | -4/+6 | |
| | | ||||||
* | | Improved read_verilog support for empty behavioral statements | Clifford Wolf | 2015-02-10 | 1 | -6/+2 | |
| | | ||||||
* | | Added "scc -expect <N> -nofeedback" | Clifford Wolf | 2015-02-10 | 1 | -7/+48 | |
| | | ||||||
* | | Some hashlib improvements | Clifford Wolf | 2015-02-09 | 1 | -9/+37 | |
| | | ||||||
* | | Various changes to release checklist | Clifford Wolf | 2015-02-09 | 2 | -45/+28 | |
| | | ||||||
* | | Fixed creation of command reference in manual | Clifford Wolf | 2015-02-09 | 3 | -9/+16 | |
| | | ||||||
* | | We are now in 0.5+ development | Clifford Wolf | 2015-02-09 | 1 | -1/+1 | |
| | | ||||||
* | | Yosys 0.5 | Clifford Wolf | 2015-02-09 | 1 | -1/+1 | |
| | | ||||||
* | | Bugfix in "make vcxsrc" | Clifford Wolf | 2015-02-09 | 1 | -1/+1 | |
| | | ||||||
* | | Updated command reference in manual | Clifford Wolf | 2015-02-09 | 1 | -75/+440 | |
| | | ||||||
* | | Various presentation fixes | Clifford Wolf | 2015-02-09 | 2 | -8/+15 | |
| | | ||||||
* | | Fixed iterator invalidation bug in "rename" command | Clifford Wolf | 2015-02-09 | 1 | -3/+4 | |
| | | ||||||
* | | CodingReadme update | Clifford Wolf | 2015-02-08 | 1 | -0/+1 | |
| | | ||||||
* | | Fixed bug in "show -format .." | Clifford Wolf | 2015-02-08 | 1 | -1/+1 | |
| | | ||||||
* | | Added new APIs to changelog | Clifford Wolf | 2015-02-08 | 1 | -0/+1 | |
| | | ||||||
* | | Fixed eval_select_op() api | Clifford Wolf | 2015-02-08 | 2 | -2/+2 | |
| | | ||||||
* | | Added eval_select_args() and eval_select_op() | Clifford Wolf | 2015-02-08 | 2 | -4/+29 | |
| | | ||||||
* | | Minor "make vgtest" changes | Clifford Wolf | 2015-02-08 | 2 | -2/+6 | |
| | | ||||||
* | | Various ModIndex improvements | Clifford Wolf | 2015-02-08 | 1 | -13/+54 | |
| | | ||||||
* | | Added Yosys 0.5 Changelog | Clifford Wolf | 2015-02-08 | 1 | -4/+46 | |
| | | ||||||
* | | Various updates to CodingReadme | Clifford Wolf | 2015-02-08 | 1 | -10/+13 | |
| | | ||||||
* | | Added equiv_add | Clifford Wolf | 2015-02-08 | 2 | -0/+90 | |
| | | ||||||
* | | Ignore explicit assignments to constants in HDL code | Clifford Wolf | 2015-02-08 | 1 | -0/+14 | |
| | | ||||||
* | | Fixed a bug with autowire bit size | Clifford Wolf | 2015-02-08 | 1 | -9/+3 | |
| | | | | | | | | (removed leftover from when we tried to auto-size the wires) |