aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
| * cxxrtl: use CXXRTL_ASSERT for RTL contract violations instead of assert.whitequark2020-12-022-2/+16
| | | | | | | | | | | | | | | | RTL contract violations and C++ contract violations are different: the former depend on the netlist and will never violate memory safety whereas the latter may. When loading a CXXRTL simulation into another process, RTL contract violations should generally not crash it, while C++ contract violations should.
* | Merge pull request #2469 from whitequark/cxxrtl-no-clkwhitequark2020-12-021-6/+14
|\ \ | | | | | | cxxrtl: fix crashes caused by a floating or constant clock input
| * | cxxrtl: fix crashes caused by a floating or constant clock input.whitequark2020-12-021-6/+14
| |/ | | | | | | | | | | | | | | | | | | | | E.g. in: module test; wire clk = 0; reg data; always @(posedge clk) data <= 0; endmodule
* | Merge pull request #2466 from whitequark/cxxrtl-resetwhitequark2020-12-024-3/+78
|\ \ | | | | | | cxxrtl: provide a way to perform unobtrusive power-on reset
| * | cxxrtl: provide a way to perform unobtrusive power-on reset.whitequark2020-12-024-3/+78
| |/ | | | | | | | | | | | | | | | | | | | | Although it is always possible to destroy and recreate the design to simulate a power-on reset, this has two drawbacks: * Black boxes are also destroyed and recreated, which causes them to reacquire their resources, which might be costly and/or erase important state. * Pointers into the design are invalidated and have to be acquired again, which is costly and might be very inconvenient if they are captured elsewhere (especially through the C API).
* | Merge pull request #2456 from Zottel/masterwhitequark2020-12-021-0/+1
|\ \ | | | | | | Return correct modname when found in cache.
| * | Return correct modname when found in cache.Julius Roob2020-11-261-0/+1
| | |
* | | Merge pull request #2455 from gsomlo/gls-fedpkg-fixeswhitequark2020-12-022-0/+6
|\ \ \ | | | | | | | | Fixes for building Fedora distro RPMs of yosys
| * | | fixup over commit 829b5cca to re-enable ABCEXTERNAL supportGabriel Somlo2020-11-261-0/+5
| | | |
| * | | Add #include needed to build with gcc-11Gabriel Somlo2020-11-261-0/+1
| |/ / | | | | | | | | | Suggested by Jeff Law <law@redhat.com>
* | | Merge pull request #2467 from YosysHQ/dave/nexus-carry-fixDavid Shah2020-12-021-2/+2
|\ \ \ | | | | | | | | nexus: More efficient CO mapping
| * | | nexus: More efficient CO mappingDavid Shah2020-12-021-2/+2
| | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | | Merge pull request #2446 from RobertBaruch/rtlil_formatwhitequark2020-12-023-0/+307
|\ \ \ \ | | | | | | | | | | Adds appendix on RTLIL text format
| * | | | Further juggles the wording of "character".Robert Baruch2020-11-251-1/+1
| | | | |
| * | | | Clarifies how character encodings work.Robert Baruch2020-11-251-5/+5
| | | | |
| * | | | Clarifies whitespace and eol.Robert Baruch2020-11-251-2/+6
| | | | |
| * | | | Cleans up doublequotesRobert Baruch2020-11-251-2/+2
| | | | |
| * | | | Clarifies use of integers, and character set.Robert Baruch2020-11-251-4/+12
| | | | |
| * | | | Clarifies processes, corrects some attributesRobert Baruch2020-11-251-29/+46
| | | | |
| * | | | Refactors for attributes.Robert Baruch2020-11-241-50/+50
| | | | |
| * | | | Cleans up some descriptions and syntaxRobert Baruch2020-11-241-25/+43
| | | | | | | | | | | | | | | Now all rules ending in "-stmt" end in eol.
| * | | | Adds missing "end" and eol to module.Robert Baruch2020-11-221-1/+1
| | | | |
| * | | | Update to Values #2Robert Baruch2020-11-221-1/+1
| | | | |
| * | | | Update to Values sectionRobert Baruch2020-11-221-2/+2
| | | | |
| * | | | Adds appendix on RTLIL text formatRobert Baruch2020-11-223-0/+260
| | | | |
* | | | | Bump required Verific versionMiodrag Milanovic2020-12-021-1/+1
| | | | |
* | | | | Bump versionYosys Bot2020-12-021-1/+1
| |_|_|/ |/| | |
* | | | Merge pull request #2463 from georgerennie/fix_verilog_frontend_auto_definesClaire Xen2020-12-012-1/+3
|\ \ \ \ | |_|/ / |/| | | Fix SYNTHESIS always being defined in Verilog frontend
| * | | Fix SYNTHESIS always being defined in Verilog frontendgeorgerennie2020-12-012-1/+3
| | |/ | |/|
* | | Merge pull request #2460 from pepijndevos/simple-gowinMiodrag Milanović2020-12-011-3/+32
|\ \ \ | |/ / |/| | add -noalu and -json option for apicula
| * | add -noalu and -json option for apiculaPepijn de Vos2020-11-301-3/+32
|/ /
* | Bump versionYosys Bot2020-11-261-1/+1
| |
* | Merge pull request #2452 from whitequark/rtlil-remove-dot-identifierswhitequark2020-11-251-1/+0
|\ \ | | | | | | rtlil: remove dotted identifiers
| * | rtlil: remove dotted identifiers.whitequark2020-11-251-1/+0
| | | | | | | | | | | | No one knows where they came from and they never did anything useful.
* | | Merge pull request #2453 from YosysHQ/mmicko/verilog_assignmentsMiodrag Milanović2020-11-251-6/+26
|\ \ \ | | | | | | | | Generate only simple assignments in verilog backend
| * | | Add verilog backend option for simple_lhsMiodrag Milanovic2020-11-251-6/+22
| | | |
| * | | generate only simple assignments in verilog backendMiodrag Milanovic2020-11-251-5/+9
|/ / /
* | | Merge pull request #2133 from dh73/nodev_headClaire Xen2020-11-2518-65/+322
|\ \ \ | | | | | | | | Adding latch tests for shift&mask AST dynamic part-select enhancements
| * | | Removing trailing whitespacediego2020-06-101-30/+30
| | | |
| * | | Adding latch tests for shift&mask AST dynamic part-select enhancementsdiego2020-06-0918-68/+325
| | | |
* | | | Merge pull request #2442 from cr1901/sccachewhitequark2020-11-251-2/+7
|\ \ \ \ | | | | | | | | | | Makefile: Add disabled-by-default ENABLE_SCCACHE config option.
| * | | | Makefile: Update ABCREV to bring in sccache fixes.William D. Jones2020-11-241-1/+1
| | | | |
| * | | | Makefile: Add disabled-by-default ENABLE_SCCACHE config option.William D. Jones2020-11-191-1/+6
| | |/ / | |/| |
* | | | Merge pull request #2450 from nitz/sim-vcd-filenamewhitequark2020-11-251-1/+3
|\ \ \ \ | | | | | | | | | | Add rewrite_filename for sim -vcd argument.
| * | | | Add rewrite_filename for sim -vcd argument.Chris Dailey2020-11-241-1/+3
| | |_|/ | |/| |
* | | | Bump versionYosys Bot2020-11-251-1/+1
| | | |
* | | | Merge pull request #2428 from whitequark/check-processeswhitequark2020-11-241-22/+55
|\ \ \ \ | | | | | | | | | | check: add support for processes
| * | | | check: add support for processes.whitequark2020-11-031-3/+38
| | | | |
| * | | | check: reformat log/help text to match most other passeswhitequark2020-11-031-19/+17
| | | | |
* | | | | Merge pull request #2448 from nitz/tcl-script-documentation-fixesMiodrag Milanović2020-11-241-0/+2
|\ \ \ \ \ | | | | | | | | | | | | Tcl script documentation fixes