iCE40/yosys - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	Another sloppy mistake!	Eddie Hung	2019-11-21	1	-1/+1
\|
*	Merge remote-tracking branch 'origin/xaig_dff' into eddie/xaig_dff_adff	Eddie Hung	2019-11-21	7	-13/+22
\|\
\| *	Consistent log message, ignore 's' extension	Eddie Hung	2019-11-20	1	-2/+3
\| \|
\| *	endomain -> ctrldomain	Eddie Hung	2019-11-20	1	-3/+3
\| \|
\| *	Add blackbox model for $__ABC9_FF_ so that clock partitioning works	Eddie Hung	2019-11-20	1	-0/+3
\| \|
\| *	Add multi clock test	Eddie Hung	2019-11-20	1	-0/+5
\| \|
\| *	Fix INIT values	Eddie Hung	2019-11-20	1	-4/+4
\| \|
* \|	async2sync -> clk2fflogic	Eddie Hung	2019-11-21	1	-1/+1
\| \|
* \|	Add a equiv test too	Eddie Hung	2019-11-19	2	-0/+23
\| \|
* \|	Add two tests	Eddie Hung	2019-11-19	1	-0/+12
\| \|
* \|	abc9 to support async flops $_DFF_[NP][NP][01]_	Eddie Hung	2019-11-19	1	-1/+2
\| \|
* \|	Do not drop async control signals in abc_map.v	Eddie Hung	2019-11-19	1	-12/+16
\|/
*	Merge remote-tracking branch 'origin/master' into xaig_dff	Eddie Hung	2019-11-19	228	-24028/+35109
\|\
\| *	Merge pull request #1449 from pepijndevos/gowin	Clifford Wolf	2019-11-19	27	-89/+841
\| \|\ \| \| \| \| \| \|	Improvements for gowin support
\| \| *	Remove dff init altogether	Pepijn de Vos	2019-11-19	2	-3/+3
\| \| \| \| \| \| \| \| \| \| \| \| \| \| \|	The hardware does not actually support it. In reality it is always initialised to its reset value.
\| \| *	add help for nowidelut and abc9 options	Pepijn de Vos	2019-11-18	1	-1/+7
\| \| \|
\| \| *	Merge branch 'master' of https://github.com/YosysHQ/yosys into gowin	Pepijn de Vos	2019-11-16	15	-47/+913
\| \| \|\
\| \| * \|	fix fsm test with proper clock enable polarity	Pepijn de Vos	2019-11-11	2	-4/+15
\| \| \| \|
\| \| * \|	Merge branch 'master' of https://github.com/YosysHQ/yosys into gowin	Pepijn de Vos	2019-11-11	29	-23010/+30701
\| \| \|\ \
\| \| * \| \|	fix wide luts	Pepijn de Vos	2019-11-06	2	-19/+22
\| \| \| \| \|
\| \| * \| \|	don't cound exact luts in big muxes; futile and fragile	Pepijn de Vos	2019-10-30	1	-3/+0
\| \| \| \| \|
\| \| * \| \|	add IOBUF	Pepijn de Vos	2019-10-28	2	-1/+10
\| \| \| \| \|
\| \| * \| \|	add tristate buffer and test	Pepijn de Vos	2019-10-28	3	-2/+21
\| \| \| \| \|
\| \| * \| \|	do not use wide luts in testcase	Pepijn de Vos	2019-10-28	1	-3/+3
\| \| \| \| \|
\| \| * \| \|	actually run the gowin tests	Pepijn de Vos	2019-10-28	1	-0/+1
\| \| \| \| \|
\| \| * \| \|	More formatting	Pepijn de Vos	2019-10-28	1	-55/+49
\| \| \| \| \|
\| \| * \| \|	really really fix formatting maybe	Pepijn de Vos	2019-10-28	1	-41/+41
\| \| \| \| \|
\| \| * \| \|	undo formatting fuckup	Pepijn de Vos	2019-10-28	1	-25/+25
\| \| \| \| \|
\| \| * \| \|	add wide luts	Pepijn de Vos	2019-10-28	3	-36/+119
\| \| \| \| \|
\| \| * \| \|	add 32-bit BRAM and byte-enables	Pepijn de Vos	2019-10-28	2	-4/+25
\| \| \| \| \|
\| \| * \| \|	ALU sim tweaks	Pepijn de Vos	2019-10-24	2	-13/+13
\| \| \| \| \|
\| \| * \| \|	Add some tests	Pepijn de Vos	2019-10-21	10	-0/+224
\| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \|	Copied from Efinix. * fsm is broken * latch and tribuf are not implemented yet * memory maps to dram
\| \| * \| \|	add a few more missing dff	Pepijn de Vos	2019-10-21	1	-7/+16
\| \| \| \| \|
\| \| * \| \|	add negedge DFF	Pepijn de Vos	2019-10-21	2	-15/+139
\| \| \| \| \|
\| \| * \| \|	use ADDSUB ALU mode to remove inverters	Pepijn de Vos	2019-10-21	2	-7/+77
\| \| \| \| \|
\| \| * \| \|	Merge branch 'master' of https://github.com/YosysHQ/yosys into gowin	Pepijn de Vos	2019-10-21	275	-2678/+32872
\| \| \|\ \ \
\| \| * \| \| \|	remove duplicate DFFR	Pepijn de Vos	2019-10-16	1	-10/+0
\| \| \| \| \| \|
\| \| * \| \| \|	Revert "add MUX support"	Pepijn de Vos	2019-09-06	3	-17/+0
\| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \|	It turns out that they make everything worse and they don't PnR. This reverts commit 3eff2271d0fe25632f7e6b22cf0be078d2cd9990.
\| \| * \| \| \|	fix BRAM width and init	Pepijn de Vos	2019-09-06	2	-12/+28
\| \| \| \| \| \|
\| \| * \| \| \|	add more DFF to sim lib	Pepijn de Vos	2019-09-06	2	-6/+111
\| \| \| \| \| \|
\| \| * \| \| \|	WIP aditional DFF primitives	Pepijn de Vos	2019-09-05	2	-1/+48
\| \| \| \| \| \|
\| \| * \| \| \|	support bram initialisation	Pepijn de Vos	2019-09-05	5	-3/+25
\| \| \| \| \| \|
\| \| * \| \| \|	use singleton ground and vcc nets, apparently this makes pnr happier	Pepijn de Vos	2019-09-05	1	-1/+1
\| \| \| \| \| \|
\| \| * \| \| \|	add MUX support	Pepijn de Vos	2019-09-05	3	-0/+17
\| \| \| \| \| \|
\| \| * \| \| \|	set undriven pads to zero	Pepijn de Vos	2019-09-04	2	-2/+3
\| \| \| \| \| \|
\| \| * \| \| \|	fix tcl script	Pepijn de Vos	2019-09-04	1	-2/+1
\| \| \| \| \| \|
\| \| * \| \| \|	add broken TCL run script	Pepijn de Vos	2019-09-04	2	-0/+18
\| \| \| \| \| \|
\| \| * \| \| \|	Merge remote-tracking branch 'diego/gowin'	Pepijn de Vos	2019-09-04	2	-2/+2
\| \| \|\ \ \ \
\| \| \| * \| \| \|	Updating gowin	Diego H	2019-09-02	2	-2/+2
\| \| \| \| \| \| \|
\| \| * \| \| \| \|	Add demonstration of breakage	Pepijn de Vos	2019-09-04	1	-0/+1
\| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \|	Unused outputs lead to undriven buffers, which lead to syntax errors.