aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Merge pull request #3287 from jix/smt2-conditional-storeJannis Harder2022-04-251-2/+4
|\ | | | | smt2: Make write port array stores conditional on nonzero write mask
| * smt2: Make write port array stores conditional on nonzero write maskJannis Harder2022-04-201-2/+4
| |
* | Merge pull request #3257 from jix/tribuf-formalJannis Harder2022-04-251-3/+46
|\ \ | | | | | | tribuf: `-formal` option: convert all to logic and detect conflicts
| * | tribuf: `-formal` option: convert all to logic and detect conflictsJannis Harder2022-04-121-3/+46
| | |
* | | Merge pull request #3290 from mpasternacki/bugfix/freebsd-buildMiodrag Milanović2022-04-251-0/+3
|\ \ \ | | | | | | | | Fix build on FreeBSD, which has no alloca.h
| * | | Fix build on FreeBSD, which has no alloca.hMaciej Pasternacki2022-04-241-0/+3
| | |/ | |/|
* | | Merge pull request #3289 from YosysHQ/micko/sim_improveMiodrag Milanović2022-04-252-29/+74
|\ \ \ | |/ / |/| | Simulation improvements
| * | Match $anyseq input if connected to public wireMiodrag Milanovic2022-04-221-6/+12
| | |
| * | Treat $anyseq as input from FSTMiodrag Milanovic2022-04-221-0/+21
| | |
| * | Ignore change on last edgeMiodrag Milanovic2022-04-221-4/+5
| | |
| * | Last sample from input does not represent changeMiodrag Milanovic2022-04-221-1/+2
| | |
| * | latches are always set to zeroMiodrag Milanovic2022-04-221-6/+1
| | |
| * | If not multiclock, output only on clock edgesMiodrag Milanovic2022-04-221-0/+18
| | |
| * | Set init state for all wires from FST and set pastMiodrag Milanovic2022-04-221-13/+12
| | |
| * | Fix multiclock for btor2 witnessMiodrag Milanovic2022-04-221-5/+9
|/ /
* | Bump versiongithub-actions[bot]2022-04-191-1/+1
| |
* | Merge pull request #3280 from YosysHQ/micko/fix_readaiwMiodrag Milanović2022-04-182-3/+3
|\ \ | | | | | | Fix reading aiw from other solvers
| * | Update abcMiodrag Milanovic2022-04-181-1/+1
| | |
| * | Fix reading aiw from other solversMiodrag Milanovic2022-04-151-2/+2
| |/
* | verific: allow memories to be inferred in loops (vhdl)Miodrag Milanovic2022-04-181-0/+1
| |
* | Merge pull request #3282 from nakengelhardt/verific_loop_ramsMiodrag Milanović2022-04-181-0/+1
|\ \ | | | | | | verific: allow memories to be inferred in loops
| * | verific: allow memories to be inferred in loopsN. Engelhardt2022-04-151-0/+1
| |/
* | Bump versiongithub-actions[bot]2022-04-161-1/+1
| |
* | memory_share: Fix up mismatched address widths.Marcelina Kościelnicka2022-04-151-0/+14
| |
* | opt_dff: Fix behavior on $ff with D == Q.Marcelina Kościelnicka2022-04-151-1/+1
|/
* Bump versiongithub-actions[bot]2022-04-091-1/+1
|
* Merge pull request #3275 from YosysHQ/micko/clk2fflogic_fixMiodrag Milanović2022-04-081-9/+11
|\ | | | | Use wrap_async_control_gate if ff is fine
| * Use wrap_async_control_gate if ff is fineMiodrag Milanovic2022-04-081-9/+11
|/
* Merge pull request #3273 from modwizcode/fix-buildMiodrag Milanović2022-04-082-1/+12
|\ | | | | Do not enable features that require the support of compression compiled in
| * Makefile: properly conditionalize features requiring compression.Iris Johnson2022-04-072-1/+12
| |
* | pass jny: flipped the defaults for the inclusion of various bits of metadataAki Van Ness2022-04-081-30/+30
| |
* | pass jny: ensured the cell collection is cleared between modulesAki Van Ness2022-04-081-0/+1
| |
* | pass jny: fixed missing quotes around the type value for the cell sortAki Van Ness2022-04-081-1/+1
| |
* | pass jny: fixed the backslash escape for stringsAki Van Ness2022-04-081-2/+1
| |
* | pass jny: removed the invalid json escapesAki Van Ness2022-04-081-12/+0
| |
* | pass jny: added some todo comments about things that need to be done before ↵Aki Van Ness2022-04-081-0/+5
| | | | | | | | a proper merge, but it should be enough for the PoC at the moment
* | pass jny: changed the constructor initializers to use parens rather than ↵Aki Van Ness2022-04-081-2/+2
| | | | | | | | curly-braces to hopefully make GCC 4.8 happy
* | pass jny: fixed the string escape method to be less jank and more properAki Van Ness2022-04-081-21/+58
| |
* | pass jny: fixed the signed output for param value outputAki Van Ness2022-04-081-1/+1
| |
* | pass jny: added connection outputAki Van Ness2022-04-081-4/+88
| |
* | pass jny: added filter options for including connections, attributes, and ↵Aki Van Ness2022-04-081-25/+125
| | | | | | | | properties
* | pass jny: large chunk of refactoring to make the JSON output more pretty and ↵Aki Van Ness2022-04-081-75/+89
| | | | | | | | the internals less of a spaghetti nightmare
* | metadata -> jny: migrated to the proper name for the passAki Van Ness2022-04-083-21/+19
| |
* | pass metadata: added the machinery to write param and attributesAki Van Ness2022-04-081-8/+27
| |
* | pass metadata: removed superfluous `stringf` callsAki Van Ness2022-04-081-37/+40
| |
* | pass metadata: some more rough work on dumping the parameters and attributesAki Van Ness2022-04-081-6/+6
| |
* | pass metadata: fixed the MetadataWriter object initializer so GCC 4.8 is happyAki Van Ness2022-04-081-1/+1
| |
* | pass metadata: added the output of parameters,Aki Van Ness2022-04-081-7/+35
| | | | | | | | it's kinda dumb at the moment and needs parsing based on type but it's a start
* | pass metadata: fixed some of the output formattingAki Van Ness2022-04-081-0/+3
| |
* | pass metadata: initial commit of the metadata pass for exporting design ↵Aki Van Ness2022-04-082-0/+277
|/ | | | metadata for yosys assisted tooling
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-08 09:02:08 +0000