aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
* | Added native support for shift operations to ezSATClifford Wolf2014-07-302-1/+95
| |
* | Added "log_dump_val_worker(char *v)"Clifford Wolf2014-07-301-0/+1
| |
* | Added CodingStyle documentClifford Wolf2014-07-301-0/+43
| |
* | Added "kernel/yosys.h" and "kernel/yosys.cc"Clifford Wolf2014-07-308-61/+133
| |
* | Added "test_cell" commandClifford Wolf2014-07-293-1/+186
| |
* | Renamed "write_autotest" to "test_autotb" and moved to passes/tests/Clifford Wolf2014-07-295-10/+12
| |
* | Fixed Verilog pre-processor for files with no trailing newlineClifford Wolf2014-07-291-1/+1
| |
* | Bugfix in simlib.v for iverilogClifford Wolf2014-07-291-5/+6
| |
* | Allow "hierarchy -generate" for $__ cellsClifford Wolf2014-07-291-1/+3
| |
* | Added "techmap -map %{design-name}"Clifford Wolf2014-07-294-10/+29
| |
* | Added $shift and $shiftx cell types (needed for correct part select behavior)Clifford Wolf2014-07-2912-40/+214
| |
* | Removed left over debug codeClifford Wolf2014-07-282-2/+0
| |
* | Fixed part selects of parametersClifford Wolf2014-07-282-7/+31
| |
* | Set results of out-of-bounds static bit/part select to undefClifford Wolf2014-07-281-5/+31
| |
* | Fixed RTLIL code generator for part select of parameterClifford Wolf2014-07-281-2/+2
| |
* | Fixed width detection for part selectsClifford Wolf2014-07-281-2/+2
| |
* | Added support for "upto" wires to Verilog front- and back-endClifford Wolf2014-07-286-22/+96
| |
* | Added wire->upto flag for signals such as "wire [0:7] x;"Clifford Wolf2014-07-286-2/+13
| |
* | Using log_assert() instead of assert()Clifford Wolf2014-07-2852-251/+236
| |
* | Added std::initializer_list<> constructor to SigSpecClifford Wolf2014-07-282-0/+15
| |
* | Added cover() to all SigSpec constructorsClifford Wolf2014-07-281-0/+22
| |
* | Fixed signdness detection of expressions with bit- and part-selectsClifford Wolf2014-07-281-0/+1
| |
* | Improvements in tests/vloghtbClifford Wolf2014-07-282-11/+17
| |
* | Added techmap -externClifford Wolf2014-07-273-17/+92
| |
* | Added proper Design->addModule interfaceClifford Wolf2014-07-273-4/+43
| |
* | Added topological sorting to techmapClifford Wolf2014-07-272-21/+54
| |
* | Added SigPool::check(bit)Clifford Wolf2014-07-272-2/+7
| |
* | Small improvements in PerformanceTimer APIClifford Wolf2014-07-271-6/+7
| |
* | Fixed bug in opt_cleanClifford Wolf2014-07-271-1/+1
| |
* | Improved performance of opt_const on large modulesClifford Wolf2014-07-272-29/+157
| |
* | Added RTLIL::SigSpec::remove_const() handling of packed SigSpecsClifford Wolf2014-07-271-9/+26
| |
* | Added RTLIL::SigSpecConstIteratorClifford Wolf2014-07-271-0/+18
| |
* | Fixed a bug in opt_clean and some RTLIL API usage cleanupsClifford Wolf2014-07-272-13/+14
| |
* | Added log_cmd_error_expectionClifford Wolf2014-07-274-8/+7
| |
* | Fixed verific bindings for new RTLIL apiClifford Wolf2014-07-272-55/+42
| |
* | Fixed ilang parser for new RTLIL APIClifford Wolf2014-07-271-10/+10
| |
* | Using new obj iterator API in a few placesClifford Wolf2014-07-2710-87/+85
| |
* | Added RTLIL::Module::wire(id) and cell(id) lookup functionsClifford Wolf2014-07-272-2/+20
| |
* | Added RTLIL::Design::modules()Clifford Wolf2014-07-271-0/+3
| |
* | Refactoring: Renamed RTLIL::Design::modules to modules_Clifford Wolf2014-07-2773-223/+223
| |
* | Added conversion from ObjRange to std::vector and std::setClifford Wolf2014-07-271-0/+15
| |
* | Added RTLIL::ObjIterator and RTLIL::ObjRangeClifford Wolf2014-07-272-7/+111
| |
* | Using std::move() in SigSpec move constructorClifford Wolf2014-07-271-4/+4
| |
* | Added RTLIL::SigSpec move constructor and move assignment operatorClifford Wolf2014-07-271-0/+15
| |
* | Mostly cosmetic changes to rtlil.hClifford Wolf2014-07-271-17/+57
| |
* | Refactoring: Renamed RTLIL::Module::cells to cells_Clifford Wolf2014-07-2761-152/+152
| |
* | Refactoring: Renamed RTLIL::Module::wires to wires_Clifford Wolf2014-07-2750-191/+191
| |
* | New message for completion of buildClifford Wolf2014-07-261-1/+1
| |
* | Changed more code to the new RTLIL::Wire constructorsClifford Wolf2014-07-268-81/+52
| |
* | Changed a lot of code to the new RTLIL::Wire constructorsClifford Wolf2014-07-2619-218/+150
| |
generated by cgit v1.2.3 (git 2.25.1) at 2025-07-13 12:55:33 +0000