aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Move muxpack from passes/techmap to passes/optEddie Hung2019-06-063-1/+1
|
* Update docEddie Hung2019-06-061-4/+5
|
* Add to CHANGELOGEddie Hung2019-06-061-0/+1
|
* One more and tidy upEddie Hung2019-06-062-6/+28
|
* Add a few more special case testsEddie Hung2019-06-062-0/+51
|
* Add tests, fix for !=Eddie Hung2019-06-063-9/+110
|
* Missing fileEddie Hung2019-06-061-0/+232
|
* Initial adaptation of muxpack from shregmapEddie Hung2019-06-061-0/+1
|
* Merge pull request #1060 from antmicro/parsing_attr_on_port_connClifford Wolf2019-06-0614-10/+279
|\ | | | | Added support for parsing attributes on port connections.
| * Fixed memory leak.Maciej Kurc2019-06-051-0/+4
| | | | | | | | Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
| * Moved tests that fail with Icarus Verilog to /tests/various. Those tests are ↵Maciej Kurc2019-06-044-0/+46
| | | | | | | | | | | | just for parsing Verilog. Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
| * Added tests for attributesMaciej Kurc2019-06-039-0/+219
| | | | | | | | Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
| * Added support for parsing attributes on port connections.Maciej Kurc2019-05-311-10/+10
| | | | | | | | Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
* | Merge pull request #1073 from whitequark/ecp5-diamond-iobDavid Shah2019-06-061-0/+15
|\ \ | | | | | | ECP5: implement most Diamond I/O buffer primitives
| * | ECP5: implement all Diamond I/O buffer primitives.whitequark2019-06-061-0/+15
| | |
* | | Merge pull request #1071 from YosysHQ/eddie/fix_1070Clifford Wolf2019-06-061-2/+2
|\ \ \ | | | | | | | | Fix typo in opt_rmdff causing register to be incorrectly removed
| * | | Fix typo in opt_rmdffEddie Hung2019-06-051-2/+2
| | | |
* | | | Merge pull request #1072 from YosysHQ/eddie/fix_1069Clifford Wolf2019-06-061-0/+5
|\ \ \ \ | | | | | | | | | | Error out if no top module given before 'sim'
| * | | | Error out if no top module given before 'sim'Eddie Hung2019-06-051-0/+5
| |/ / /
* / / / Missing doc for -tech xilinx in shregmapEddie Hung2019-06-051-0/+3
|/ / /
* | | Merge pull request #1067 from YosysHQ/clifford/fix1065Eddie Hung2019-06-051-1/+1
|\ \ \ | | | | | | | | Suppress driver-driver conflict warning for unknown cell types
| * | | Suppress driver-driver conflict warning for unknown cell types, fixes #1065Clifford Wolf2019-06-051-1/+1
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Merge pull request #1066 from YosysHQ/clifford/fix1056Clifford Wolf2019-06-051-1/+0
|\ \ \ \ | | | | | | | | | | Remove yosys_banner() from python wrapper init
| * | | | Remove yosys_banner() from python wrapper init, fixes #1056Clifford Wolf2019-06-051-1/+0
| |/ / / | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Major rewrite of wire selection in setundef -initClifford Wolf2019-06-051-30/+89
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Indent fixClifford Wolf2019-06-051-23/+25
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Merge pull request #999 from jakobwenzel/setundefInitFixClifford Wolf2019-06-051-16/+23
|\ \ \ \ | | | | | | | | | | initialize more registers in setundef -init
| * | | | initialize more registers in setundef -initJakob Wenzel2019-05-091-16/+23
| | | | |
* | | | | Fix typo in fmcombine log message, fixes #1063Clifford Wolf2019-06-051-2/+2
| |/ / / |/| | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Merge pull request #1062 from tux3/patch-1Clifford Wolf2019-06-041-1/+1
|\ \ \ \ | | | | | | | | | | README.md: Missing formatting for <tag>
| * | | | README.md: Missing formatting for <tag>Tux32019-06-041-1/+1
|/ / / /
* | | | Merge pull request #1061 from YosysHQ/eddie/techmap_and_arith_mapEddie Hung2019-06-031-6/+5
|\ \ \ \ | | | | | | | | | | Execute techmap and arith_map simultaneously
| * | | | Remove extra newlineEddie Hung2019-06-031-1/+0
| | | | |
| * | | | Execute techmap and arith_map simultaneouslyEddie Hung2019-06-031-6/+6
|/ / / /
* | | / Only support Symbiotic EDA flavored VerificClifford Wolf2019-06-021-0/+8
| |_|/ |/| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Fix "tee" handling of log_streamsClifford Wolf2019-05-311-0/+5
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Enable Verific flag veri_elaborate_top_level_modules_having_interface_ports, ↵Clifford Wolf2019-05-301-0/+3
| | | | | | | | | | | | | | | | | | fixes #1055 Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Merge pull request #1057 from mmicko/fix_478Clifford Wolf2019-05-301-0/+4
|\ \ \ | | | | | | | | Aded one more load of .conf to support change of prefix
| * | | Aded one more load of .conf to support change of prefixMiodrag Milanovic2019-05-291-0/+4
|/ / /
* | | Merge pull request #1049 from YosysHQ/clifford/fix1047Clifford Wolf2019-05-282-4/+15
|\ \ \ | | | | | | | | Do not use shiftmul peepopt pattern when mul result is truncated
| * | | Do not use shiftmul peepopt pattern when mul result is truncated, fixes #1047Clifford Wolf2019-05-282-4/+15
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Merge pull request #1050 from YosysHQ/clifford/wandworClifford Wolf2019-05-289-40/+207
|\ \ \ \ | | | | | | | | | | Refactored wand/wor support
| * | | | Refactor hierarchy wand/wor handlingClifford Wolf2019-05-283-103/+145
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | Add actual wandwor test that is part of "make test"Clifford Wolf2019-05-282-33/+36
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | Merge branch 'wandwor' of https://github.com/thasti/yosys into clifford/wandworClifford Wolf2019-05-288-5/+127
| |\ \ \ \ | | |/ / / | |/| | |
| | * | | Merge branch 'master' into wandworStefan Biereigel2019-05-2715-32/+274
| | |\ \ \
| | * | | | reformat wand/wor testStefan Biereigel2019-05-271-22/+21
| | | | | |
| | * | | | remove port direction workaround from test caseStefan Biereigel2019-05-271-2/+1
| | | | | |
| | * | | | update README.md with wand/wor informationStefan Biereigel2019-05-271-2/+2
| | | | | |
| | * | | | remove leftovers from ast data structuresStefan Biereigel2019-05-272-4/+0
| | | | | |
generated by cgit v1.2.3 (git 2.25.1) at 2025-02-26 12:16:01 +0000