Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Merge pull request #1186 from YosysHQ/eddie/abc9_ice40_fix | Eddie Hung | 2019-07-16 | 9 | -31/+122 |
|\ | | | | | abc9/ice40: encapsulate SB_CARRY+SB_LUT4 into one box | ||||
| * | $__ICE40_CARRY_LUT4 -> $__ICE40_FULL_ADDER as per @whitequark | Eddie Hung | 2019-07-15 | 7 | -8/+8 |
| | | |||||
| * | ice40_opt to $__ICE40_CARRY_LUT4 into $lut not SB_LUT | Eddie Hung | 2019-07-13 | 1 | -9/+7 |
| | | |||||
| * | Do not double count cells in abc | Eddie Hung | 2019-07-12 | 1 | -2/+2 |
| | | |||||
| * | Use Const::from_string() not its constructor... | Eddie Hung | 2019-07-12 | 1 | -1/+1 |
| | | |||||
| * | Off by one | Eddie Hung | 2019-07-12 | 1 | -1/+1 |
| | | |||||
| * | Fix spacing | Eddie Hung | 2019-07-12 | 1 | -1/+1 |
| | | |||||
| * | Remove double push | Eddie Hung | 2019-07-12 | 1 | -1/+0 |
| | | |||||
| * | Map to and from this box if -abc9 | Eddie Hung | 2019-07-12 | 1 | -2/+3 |
| | | |||||
| * | ice40_opt to handle this box and opt back to SB_LUT4 | Eddie Hung | 2019-07-12 | 1 | -0/+48 |
| | | |||||
| * | Add new box to cells_sim.v | Eddie Hung | 2019-07-12 | 1 | -2/+25 |
| | | |||||
| * | _ABC macro will map and unmap to this new box | Eddie Hung | 2019-07-12 | 2 | -0/+34 |
| | | |||||
| * | Combine SB_CARRY+SB_LUT into one $__ICE40_CARRY_LUT4 box | Eddie Hung | 2019-07-12 | 3 | -25/+13 |
| | | |||||
* | | Merge pull request #1200 from mmicko/fix_typo_liberty_cc | Clifford Wolf | 2019-07-16 | 1 | -1/+1 |
|\ \ | | | | | | | Fix typo, double "of" | ||||
| * | | Fix typo, double "of" | Miodrag Milanovic | 2019-07-16 | 1 | -1/+1 |
| | | | |||||
* | | | Merge pull request #1199 from mmicko/extract_fa_fix | Clifford Wolf | 2019-07-16 | 1 | -2/+2 |
|\ \ \ | |/ / |/| | | Fix check logic in extract_fa | ||||
| * | | Fix check logic in extract_fa | Miodrag Milanovic | 2019-07-16 | 1 | -2/+2 |
|/ / | |||||
* | | Merge pull request #1196 from YosysHQ/eddie/fix1178 | Eddie Hung | 2019-07-15 | 1 | -5/+12 |
|\ \ | | | | | | | Fix different synth results between with and without debug output "-g" | ||||
| * | | Revert "Add log_checkpoint function and use it in opt_muxtree" | Eddie Hung | 2019-07-15 | 3 | -9/+0 |
| | | | | | | | | | | | | This reverts commit 0e6c83027f24cdf7082606a5631468ad28f41574. | ||||
| * | | Revert "Fix first divergence in #1178" | Eddie Hung | 2019-07-15 | 1 | -5/+1 |
| | | | | | | | | | | | | This reverts commit 1122a2e0671ed00b7c03658f5012e34df12f26de. | ||||
| * | | Merge branch 'master' into eddie/fix1178 | Eddie Hung | 2019-07-15 | 26 | -93/+1204 |
| |\ \ | |||||
| * | | | Redesign log_id_cache so that it doesn't keep IdString instances referenced, ↵ | Clifford Wolf | 2019-07-15 | 1 | -6/+13 |
| | | | | | | | | | | | | | | | | | | | | | | | | fixes #1178 Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | | | Add log_checkpoint function and use it in opt_muxtree | Clifford Wolf | 2019-07-15 | 3 | -0/+9 |
| | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | | | Fix first divergence in #1178 | Eddie Hung | 2019-07-09 | 1 | -1/+5 |
| | | | | |||||
* | | | | Merge pull request #1189 from YosysHQ/eddie/fix1151 | Clifford Wolf | 2019-07-15 | 1 | -0/+4 |
|\ \ \ \ | | | | | | | | | | | Error out if enable > dbits in memory_bram file | ||||
| * | | | | Error out if enable > dbits | Eddie Hung | 2019-07-13 | 1 | -0/+4 |
| | | | | | |||||
* | | | | | Merge pull request #1190 from YosysHQ/eddie/fix_1099 | Clifford Wolf | 2019-07-15 | 1 | -4/+8 |
|\ \ \ \ \ | | | | | | | | | | | | | extract_fa to return nothing more gracefully | ||||
| * | | | | | If ConstEval fails do not log_abort() but return gracefully | Eddie Hung | 2019-07-13 | 1 | -4/+8 |
| |/ / / / | |||||
* | | | | | Merge pull request #1191 from whitequark/opt_lut-log_debug | Clifford Wolf | 2019-07-15 | 1 | -56/+38 |
|\ \ \ \ \ | | | | | | | | | | | | | Make opt_lut less chatty | ||||
| * | | | | | opt_lut: make less chatty. | whitequark | 2019-07-13 | 1 | -56/+38 |
| |/ / / / | |||||
* | | | | | Merge pull request #1195 from Roman-Parise/master | Clifford Wolf | 2019-07-15 | 1 | -1/+1 |
|\ \ \ \ \ | | | | | | | | | | | | | Updated FreeBSD dependencies in README.md | ||||
| * | | | | | Updated FreeBSD dependencies in README.md | Roman-Parise | 2019-07-14 | 1 | -1/+1 |
| | |_|/ / | |/| | | | |||||
* | | | | | Merge pull request #1197 from nakengelhardt/handle-setrlimit-fail | Clifford Wolf | 2019-07-15 | 1 | -1/+5 |
|\ \ \ \ \ | |/ / / / |/| | | | | smt: handle failure of setrlimit syscall | ||||
| * | | | | smt: handle failure of setrlimit syscall | N. Engelhardt | 2019-07-15 | 1 | -1/+5 |
|/ / / / | |||||
* | | | | Merge pull request #1194 from cr1901/miss-semi | Eddie Hung | 2019-07-14 | 1 | -2/+2 |
|\ \ \ \ | |/ / / |/| | | | Fix missing semicolon in Windows-specific code in aigerparse.cc. | ||||
| * | | | Fix missing semicolon in Windows-specific code in aigerparse.cc. | William D. Jones | 2019-07-14 | 1 | -2/+2 |
| | | | | | | | | | | | | | | | | Signed-off-by: William D. Jones <thor0505@comcast.net> | ||||
* | | | | Merge pull request #1183 from whitequark/ice40-always-relut | Clifford Wolf | 2019-07-12 | 1 | -11/+5 |
|\ \ \ \ | |_|_|/ |/| | | | synth_ice40: switch -relut to be always on | ||||
| * | | | synth_ice40: switch -relut to be always on. | whitequark | 2019-07-11 | 1 | -10/+4 |
| | | | | |||||
| * | | | synth_ice40: fix help text typo. NFC. | whitequark | 2019-07-11 | 1 | -1/+1 |
| |/ / | |||||
* | | | Merge pull request #1182 from koriakin/xc6s-bram | Eddie Hung | 2019-07-11 | 9 | -8/+598 |
|\ \ \ | | | | | | | | | synth_xilinx: Initial Spartan 6 block RAM inference support. | ||||
| * | | | synth_xilinx: Initial Spartan 6 block RAM inference support. | Marcin Kościelnicki | 2019-07-11 | 9 | -8/+598 |
| |/ / | |||||
* | | | Merge pull request #1185 from koriakin/xc-ff-init-vals | Eddie Hung | 2019-07-11 | 2 | -6/+6 |
|\ \ \ | | | | | | | | | xilinx: Fix the default values for FDPE/FDSE INIT attributes to match ISE/Vivado. | ||||
| * | | | xilinx: Fix the default values for FDPE/FDSE INIT attributes to match ↵ | Marcin Kościelnicki | 2019-07-11 | 2 | -6/+6 |
| |/ / | | | | | | | | | | ISE/Vivado. | ||||
* / / | Enable &mfs for abc9, even if it only currently works for ice40 | Eddie Hung | 2019-07-11 | 1 | -1/+1 |
|/ / | |||||
* | | Merge pull request #1172 from whitequark/write_verilog-Sa-as-qmark | Clifford Wolf | 2019-07-11 | 1 | -2/+8 |
|\ \ | | | | | | | write_verilog: write RTLIL::Sa aka - as Verilog ? | ||||
| * | | write_verilog: write RTLIL::Sa aka - as Verilog ?. | whitequark | 2019-07-09 | 1 | -2/+8 |
| | | | | | | | | | | | | | | | | | | | | | Currently, the only ways (determined by grepping for regex \bSa\b) to end up with RTLIL::Sa in a netlist is by reading a Verilog constant with ? in it as a part of case, or by running certain FSM passes. Both of these cases should be round-tripped back to ? in Verilog. | ||||
* | | | Merge pull request #1179 from whitequark/attrmap-proc | Clifford Wolf | 2019-07-11 | 1 | -0/+19 |
|\ \ \ | | | | | | | | | attrmap: also consider process, switch and case attributes | ||||
| * | | | attrmap: also consider process, switch and case attributes. | whitequark | 2019-07-10 | 1 | -0/+19 |
| | |/ | |/| | |||||
* | | | Merge pull request #1180 from YosysHQ/eddie/no_abc9_retime | Eddie Hung | 2019-07-10 | 3 | -6/+15 |
|\ \ \ | | | | | | | | | Error out if -abc9 and -retime specified | ||||
| * | | | Error out if -abc9 and -retime specified | Eddie Hung | 2019-07-10 | 3 | -6/+15 |
| |/ / |