aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* ecp5: Disable LSR inversionDavid Shah2018-10-162-21/+21
* BRAM improvementsDavid Shah2018-10-121-11/+16
* ecp5: Adding BRAM maps for all size optionsDavid Shah2018-10-101-1/+64
* ecp5: First BRAM type maps successfullyDavid Shah2018-10-108-10/+76
* ecp5: Script for BRAM IO connectionsDavid Shah2018-10-104-64/+115
* ecp5: Adding BRAM initialisation and configDavid Shah2018-10-095-0/+73
* ecp5: Add blackbox for DP16KDDavid Shah2018-10-051-0/+93
* Add inout ports to cells_xtra.vClifford Wolf2018-10-042-2/+14
* Merge pull request #650 from mithro/patch-1Clifford Wolf2018-10-041-0/+1
|\
| * xilinx: Adding missing inout IO port to IOBUFTim Ansell2018-10-031-0/+1
|/
* Merge pull request #645 from daveshah1/ecp5_dram_fixClifford Wolf2018-10-021-0/+1
|\
| * ecp5: Don't map ROMs to DRAMDavid Shah2018-10-011-0/+1
* | Merge pull request #646 from tomverbeure/issue594Clifford Wolf2018-10-021-1/+2
|\ \
| * | Fix for issue 594.Tom Verbeure2018-10-021-1/+2
|/ /
* | Add read_verilog $changed supportDan Gisselquist2018-10-011-1/+4
* | Merge branch 'yosys-0.8-rc' of github.com:YosysHQ/yosysClifford Wolf2018-09-301-1/+1
|\ \
| * | Fix handling of $past 2nd argument in read_verilogClifford Wolf2018-09-301-1/+1
* | | Merge branch 'yosys-0.8-rc' of github.com:YosysHQ/yosysClifford Wolf2018-09-281-4/+4
|\| |
| * | Update to v2 YosysVS templateClifford Wolf2018-09-281-4/+4
* | | Add "read_verilog -noassert -noassume -assert-assumes"Clifford Wolf2018-09-243-6/+49
* | | Added support for ommited "parameter" in Verilog-2001 style parameter decl in...Clifford Wolf2018-09-231-3/+9
|/ /
* | Merge branch 'master' of https://github.com/mmicko/yosys into yosys-0.8-rcClifford Wolf2018-09-231-11/+11
|\ \
| * | added prefix to FDirection constants, fixing windows buildMiodrag Milanovic2018-09-211-11/+11
* | | Update CHANGELOGClifford Wolf2018-09-231-2/+35
|/ /
* | Update CHANGLELOGClifford Wolf2018-09-211-5/+27
* | Update ChangelogClifford Wolf2018-09-211-1/+54
* | Merge pull request #633 from mmicko/masterClifford Wolf2018-09-193-1/+14
|\ \
| * | Fix Cygwin build and document needed packagesMiodrag Milanovic2018-09-193-1/+14
* | | Merge pull request #631 from acw1251/masterClifford Wolf2018-09-192-5/+5
|\ \ \ | |/ / |/| |
| * | Fixed typo in "verilog_write" help messageacw12512018-09-182-5/+5
|/ /
* | Merge pull request #625 from aman-goel/masterClifford Wolf2018-09-141-1/+7
|\ \
| * | Minor revision to -expose in setundef passAman Goel2018-09-101-1/+7
* | | Merge pull request #627 from acw1251/masterClifford Wolf2018-09-141-1/+1
|\ \ \
| * | | Fixed minor typo in "sim" help messageacw12512018-09-121-1/+1
|/ / /
* | / Add iCE40 SB_SPRAM256KA simulation modelClifford Wolf2018-09-101-9/+30
| |/ |/|
* | Add $lut support to Verilog back-endClifford Wolf2018-09-061-0/+13
* | Add "verific -L <int>" optionClifford Wolf2018-09-043-2/+16
* | Add "make ystests"Clifford Wolf2018-08-303-0/+10
* | Add GCC to osx deps (#620)Miodrag Milanović2018-08-281-1/+1
* | Merge pull request #619 from mmicko/masterClifford Wolf2018-08-282-6/+0
|\ \
| * | Remove mercurial, since it is not needed anymoreMiodrag Milanovic2018-08-282-6/+0
|/ /
* | Merge pull request #618 from ucb-bar/firrtl+modules+shiftfixesClifford Wolf2018-08-281-17/+112
|\ \
| * \ Merge branch 'master' into firrtl+modules+shiftfixesJim Lawson2018-08-2712-39/+92
| |\ \
| | * \ Merge pull request #3 from YosysHQ/masterJim Lawson2018-08-2712-39/+92
| | |\ \ | |_|/ / |/| | |
* | | | Add "make coverage"Clifford Wolf2018-08-278-13/+21
* | | | Add ENABLE_GCOV build optionClifford Wolf2018-08-271-0/+11
* | | | Merge pull request #617 from mmicko/masterClifford Wolf2018-08-251-1/+1
|\ \ \ \
| * | | | static link flag on main executableMiodrag Milanovic2018-08-251-1/+1
|/ / / /
* | | | Merge pull request #610 from udif/udif_specify_round2Clifford Wolf2018-08-231-16/+39
|\ \ \ \
| * | | | Fixed all known specify/endspecify issues, without breaking 'make test'.Udi Finkelstein2018-08-201-12/+12
generated by cgit v1.2.3 (git 2.25.1) at 2025-02-28 12:39:39 +0000