iCE40/yosys - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	Merge pull request #1 from mschmoelzer/master	Clifford Wolf	2013-01-08	1	-46/+86
\|\ \| \| \| \|	Add support for "fsm_export" synthesis attributes to fsm_export pass
\| *	Merge remote-tracking branch 'upstream/master'	Martin Schmölzer	2013-01-08	4	-40/+219
\| \|\ \| \|/ \|/\|
* \|	Added "getting started" section to README	Clifford Wolf	2013-01-06	1	-2/+105
\| \|
* \|	Improvements in command shell	Clifford Wolf	2013-01-06	3	-38/+114
\| \| \| \| \| \| \| \| \| \| \| \|	- Added 'shell' command (run interactive shell from synth script) - Added support for ; as cmd seperator as in "proc; opt" - Fixed c++ static initialization order problem with pass register
\| *	Add support for "fsm_export" synthesis attributes to fsm_export pass.	Martin Schmölzer	2013-01-08	1	-46/+86
\|/ \| \| \| \| \| \| \| \| \| \| \| \| \|	This allows to specify the file name for exported files directly in the HDL source via the fsm_export=... attribute on the FSM state register. Verilog example: (* fsm_export="my_fsm.kiss2" *) reg [3:0] state; The fsm_export pass now also accepts the option "-noauto". This causes only FSMs with the fsm_export attribute to be exported, any other FSMs are ignored. Signed-off-by: Martin Schmölzer <martin.schmoelzer@student.tuwien.ac.at>
*	Added a:= syntax to select framework	Clifford Wolf	2013-01-05	1	-0/+47
\|
*	Added qtcreator.creator.user to top level .gitignore	Clifford Wolf	2013-01-05	1	-2/+3
\|
*	Copy attributes from state signal to fsm cell	Clifford Wolf	2013-01-05	1	-0/+1
\|
*	More .gitignore and fixed "make mrproper"	Clifford Wolf	2013-01-05	2	-1/+5
\|
*	added more .gitignore files (make test)	Clifford Wolf	2013-01-05	4	-0/+7
\|
*	added .gitignore files	Clifford Wolf	2013-01-05	5	-0/+14
\|
*	initial import	Clifford Wolf	2013-01-05	481	-0/+54634