aboutsummaryrefslogtreecommitdiffstats
path: root/backends/cxxrtl
Commit message (Expand)AuthorAgeFilesLines
* Add support for GHDL modfloor operatorMichael Nolan2022-07-052-1/+22
* Add $bmux and $demux cells.Marcelina Kościelnicka2022-01-282-1/+53
* cxxrtl: don't reset elided wires with \init attribute.Catherine2021-12-251-0/+2
* cxxrtl: demote wires not inlinable only in debug_eval to locals.Catherine2021-12-151-3/+4
* cxxrtl: preserve interior memory pointers across reset.Catherine2021-12-112-95/+67
* cxxrtl: use unique_ptr<value<>[]> to store memory contents.whitequark2021-12-111-16/+16
* Hook up $aldff support in various passes.Marcelina Kościelnicka2021-10-021-1/+16
* kernel/mem: Introduce transparency masks.Marcelina Kościelnicka2021-08-111-18/+21
* Merge pull request #2885 from whitequark/cxxrtl-fix-2883whitequark2021-07-201-2/+8
|\
| * cxxrtl: treat wires with multiple defs as not inlinable.whitequark2021-07-201-2/+8
* | cxxrtl: treat assignable internal wires used only for debug as locals.whitequark2021-07-201-10/+12
|/
* cxxrtl: escape colon in variable names in VCD writer.whitequark2021-07-191-1/+14
* cxxrtl: add debug_item::{get,set}.whitequark2021-07-181-0/+16
* cxxrtl: treat internal wires used only for debug as constants.whitequark2021-07-171-0/+6
* Merge pull request #2874 from whitequark/cxxrtl-fix-2589whitequark2021-07-161-9/+6
|\
| * cxxrtl: run hierarchy pass regardless of (*top*) attribute presence.whitequark2021-07-161-9/+6
* | Merge pull request #2873 from whitequark/cxxrtl-fix-2500whitequark2021-07-161-3/+3
|\ \
| * | cxxrtl: emit debug items for unused public wires.whitequark2021-07-161-3/+3
| |/
* / cxxrtl: don't expect user cell inputs to be wires.whitequark2021-07-161-2/+2
|/
* cxxrtl: don't mark buffered internal wires as UNUSED for debug.whitequark2021-07-161-1/+1
* cxxrtl: mark dead local wires as unused even with inlining disabled.whitequark2021-07-151-4/+6
* kernel/mem: Add a coalesce_inits helper.Marcelina Kościelnicka2021-07-131-1/+5
* cxxrtl: Support memory writes in processes.Marcelina Kościelnicka2021-07-121-6/+55
* cxxrtl: Add support for memory read port reset.Marcelina Kościelnicka2021-07-121-1/+41
* cxxrtl: Add support for mem read port initial data.Marcelina Kościelnicka2021-07-121-4/+22
* cxxrtl: Convert to Mem helpers.Marcelina Kościelnicka2021-07-121-206/+276
* cxxrtl: don't assert on edge sync rules tied to a constant.whitequark2021-03-071-0/+4
* cxxrtl: allow `always` sync rules in debug_eval.whitequark2021-03-071-17/+25
* Merge pull request #2635 from whitequark/cxxrtl-memrd-async-addrwhitequark2021-03-051-1/+3
|\
| * cxxrtl: follow aliases to outlines when emitting $memrd.ADDR.whitequark2021-03-051-1/+3
* | Merge pull request #2634 from whitequark/cxxrtl-debug-wire-typeswhitequark2021-03-051-0/+46
|\ \
| * | cxxrtl: add pass debug flag to show assigned wire types.whitequark2021-03-051-0/+46
| |/
* / cxxrtl: don't crash on empty designs.whitequark2021-03-051-1/+1
|/
* Merge pull request #2563 from whitequark/cxxrtl-msvcwhitequark2021-01-262-10/+10
|\
| * cxxrtl: do not use `->template` for non-dependent names.whitequark2021-01-262-10/+10
* | Improves the previous commit with a more complete coverage of the casesIris Johnson2021-01-151-12/+12
* | Handle sliced bits as clock inputs (fixes #2542)Iris Johnson2021-01-141-3/+11
|/
* cxxrtl: don't crash generating debug information for unused wires.whitequark2020-12-221-9/+10
* cxxrtl: split processes into sync and case nodes.whitequark2020-12-221-11/+26
* cxxrtl: completely rewrite netlist layout code.whitequark2020-12-221-406/+569
* cxxrtl: simplify logic choosing wire type. NFCI.whitequark2020-12-211-19/+8
* cxxrtl: clarify node use-def construction. NFCI.whitequark2020-12-211-18/+11
* cxxrtl: fix typo.whitequark2020-12-211-2/+2
* cxxrtl: speed up bit repeats (sign extends, etc).whitequark2020-12-212-5/+28
* cxxrtl: speed up commits on clang.whitequark2020-12-211-3/+3
* cxxrtl: use `static inline` instead of `inline` in the C API.whitequark2020-12-201-1/+1
* cxxrtl: print names of cells inlined in connections.whitequark2020-12-151-1/+10
* cxxrtl: disable optimization of debug_items().whitequark2020-12-152-3/+15
* cxxrtl: make alias analysis outlining-aware.whitequark2020-12-151-38/+48
* cxxrtl: add a "bare minimum" debug information level.whitequark2020-12-141-9/+17