index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
backends
/
cxxrtl
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
cxxrtl: implement debug information outlining.
whitequark
2020-12-14
5
-71
/
+278
*
cxxrtl: rename "elision" to "inlining". NFC.
whitequark
2020-12-13
1
-77
/
+77
*
cxxrtl: fix outdated comment. NFC.
whitequark
2020-12-13
1
-2
/
+2
*
cxxrtl: use IdString::isPublic(). NFC.
whitequark
2020-12-13
1
-4
/
+4
*
cxxrtl: don't overwrite buffered inputs.
whitequark
2020-12-11
2
-25
/
+33
*
cxxrtl: allow customizing the root module path in the C API.
whitequark
2020-12-03
2
-1
/
+20
*
Merge pull request #2468 from whitequark/cxxrtl-assert
whitequark
2020-12-02
2
-2
/
+16
|
\
|
*
cxxrtl: use CXXRTL_ASSERT for RTL contract violations instead of assert.
whitequark
2020-12-02
2
-2
/
+16
*
|
Merge pull request #2469 from whitequark/cxxrtl-no-clk
whitequark
2020-12-02
1
-6
/
+14
|
\
\
|
*
|
cxxrtl: fix crashes caused by a floating or constant clock input.
whitequark
2020-12-02
1
-6
/
+14
|
|
/
*
/
cxxrtl: provide a way to perform unobtrusive power-on reset.
whitequark
2020-12-02
4
-3
/
+78
|
/
*
cxxrtl: run `hierarchy -auto-top` if no top module is present.
whitequark
2020-11-02
1
-7
/
+26
*
cxxrtl: don't assert on non-constant $meminit inputs.
whitequark
2020-11-01
1
-2
/
+4
*
cxxrtl: don't assert on wires with multiple drivers.
whitequark
2020-11-01
1
-0
/
+2
*
cxxrtl: expose driver kind in debug information.
whitequark
2020-09-02
3
-12
/
+112
*
cxxrtl: improve handling of FFs with async inputs (other than CLK).
whitequark
2020-09-02
1
-22
/
+23
*
cxxrtl: expose port direction in debug information.
whitequark
2020-09-02
3
-5
/
+51
*
cxxrtl: fix typo in comment. NFC.
whitequark
2020-09-02
1
-1
/
+1
*
cxxrtl: fix inaccuracy in CXXRTL_ALIAS documentation. NFC.
whitequark
2020-09-02
1
-1
/
+1
*
cxxrtl.h: Fix incorrect CarryOut in alu()
Andy Knowles
2020-08-12
1
-8
/
+3
*
cxxrtl.h: Fix incorrect CarryOut in alu when Bits % 32 != 0 && Invert == False
Andy Knowles
2020-08-12
1
-2
/
+8
*
cxxrtl: fix typo. NFC.
whitequark
2020-07-14
1
-1
/
+1
*
cxxrtl: expose eval() and commit() via the C API.
whitequark
2020-07-12
2
-0
/
+20
*
cxxrtl: add missing extern "C".
whitequark
2020-07-09
1
-0
/
+1
*
cxxrtl: update help text.
whitequark
2020-06-26
1
-2
/
+2
*
cxxrtl: Add support for the new FF types.
Marcelina Kościelnicka
2020-06-24
1
-5
/
+22
*
Merge pull request #2173 from whitequark/use-cxx11-final-override
whitequark
2020-06-19
1
-2
/
+2
|
\
|
*
Use C++11 final/override keywords.
whitequark
2020-06-18
1
-2
/
+2
*
|
cxxrtl: add .get() and .set() accessors on value<> and wire<>.
whitequark
2020-06-19
1
-6
/
+47
|
/
*
Merge pull request #2167 from whitequark/cxxrtl-fix-ndebug
whitequark
2020-06-18
1
-1
/
+2
|
\
|
*
cxxrtl: don't compute vital values in log_assert().
whitequark
2020-06-17
1
-1
/
+2
*
|
Merge pull request #2163 from jfng/cxxrtl-blackbox-debuginfo
whitequark
2020-06-17
1
-13
/
+17
|
\
\
|
*
|
cxxrtl: restrict the debug info of a blackbox to its ports.
Jean-François Nguyen
2020-06-16
1
-13
/
+17
|
|
/
*
|
Merge pull request #2160 from whitequark/cxxrtl-fix-warning
whitequark
2020-06-17
1
-21
/
+23
|
\
\
|
|
/
|
/
|
|
*
cxxrtl: avoid unused variable warning for transparent $memrd ports. NFC.
whitequark
2020-06-15
1
-21
/
+23
*
|
Merge pull request #2159 from MerryMage/cxxrtl-mul
whitequark
2020-06-15
1
-17
/
+22
|
\
\
|
|
/
|
/
|
|
*
cxxrtl: Implement chunk-wise multiplication
MerryMage
2020-06-15
1
-17
/
+22
*
|
Merge pull request #2158 from miek/sshr-sign-extension
whitequark
2020-06-15
1
-2
/
+4
|
\
\
|
|
/
|
/
|
|
*
cxxrtl: fix sshr sign-extension.
Mike Walters
2020-06-15
1
-2
/
+4
*
|
Merge pull request #2151 from whitequark/cxxrtl-fix-rzext
whitequark
2020-06-13
1
-2
/
+2
|
\
\
|
|
/
|
/
|
|
*
cxxrtl: fix rzext().
whitequark
2020-06-13
1
-2
/
+2
*
|
Merge pull request #2145 from whitequark/cxxrtl-splitnets
whitequark
2020-06-13
5
-67
/
+156
|
\
\
|
*
|
cxxrtl: handle multipart signals.
whitequark
2020-06-11
5
-27
/
+94
|
*
|
cxxrtl: expose RTLIL::{Wire,Memory}->start_offset in debug info.
whitequark
2020-06-11
3
-40
/
+62
*
|
|
cxxrtl: always inline internal cells and slice/concat operations.
whitequark
2020-06-13
1
-4
/
+108
|
|
/
|
/
|
*
|
cxxrtl: elide $pmux cells.
whitequark
2020-06-12
1
-30
/
+16
*
|
cxxrtl: annotate port direction as comments.
whitequark
2020-06-12
1
-1
/
+8
*
|
cxxrtl: unbuffer output wires of toplevel module.
whitequark
2020-06-12
1
-1
/
+1
*
|
cxxrtl: simplify unbuffering of input wires.
whitequark
2020-06-12
1
-20
/
+17
|
/
*
Merge pull request #2141 from whitequark/cxxrtl-cxx11
whitequark
2020-06-10
3
-8
/
+10
|
\
[prev]
[next]